参数资料
型号: GS880Z18AGT-133I
厂商: GSI TECHNOLOGY
元件分类: SRAM
英文描述: 512K X 18 ZBT SRAM, 8.5 ns, PQFP100
封装: TQFP-100
文件页数: 1/23页
文件大小: 627K
代理商: GS880Z18AGT-133I
GS880Z18/36AT-250/225/200/166/150/133
9Mb Pipelined and Flow Through
Synchronous NBT SRAM
250 MHz–133 MHz
2.5 V or 3.3 V VDD
2.5 V or 3.3 V I/O
100-Pin TQFP
Commercial Temp
Industrial Temp
Rev: 1.03 11/2004
1/23
2001, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Features
NBT (No Bus Turn Around) functionality allows zero wait
read-write-read bus utilization; Fully pin-compatible with
both pipelined and flow through NtRAM, NoBL and
ZBT SRAMs
2.5 V or 3.3 V +10%/–10% core power supply
2.5 V or 3.3 V I/O supply
User-configurable Pipeline and Flow Through mode
LBO pin for Linear or Interleave Burst mode
Pin compatible with 2M, 4M, and 8M devices
Byte write operation (9-bit Bytes)
3 chip enable signals for easy depth expansion
ZZ Pin for automatic power-down
JEDEC-standard 100-lead TQFP package
Functional Description
The GS880Z18/36AT is a 9Mbit Synchronous Static SRAM.
GSI's NBT SRAMs, like ZBT, NtRAM, NoBL or other
pipelined read/double late write or flow through read/single
late write SRAMs, allow utilization of all available bus
bandwidth by eliminating the need to insert deselect cycles
when the device is switched from read to write cycles.
Because it is a synchronous device, address, data inputs, and
read/ write control inputs are captured on the rising edge of the
input clock. Burst order control (LBO) must be tied to a power
rail for proper operation. Asynchronous inputs include the
Sleep mode enable (ZZ) and Output Enable. Output Enable can
be used to override the synchronous control of the output
drivers and turn the RAM's output drivers off at any time.
Write cycles are internally self-timed and initiated by the rising
edge of the clock input. This feature eliminates complex off-
chip write pulse generation required by asynchronous SRAMs
and simplifies input signal timing.
The GS880Z18/36AT may be configured by the user to
operate in Pipeline or Flow Through mode. Operating as a
pipelined synchronous device, meaning that in addition to the
rising edge triggered registers that capture input signals, the
device incorporates a rising-edge-triggered output register. For
read cycles, pipelined SRAM output data is temporarily stored
by the edge triggered output register during the access cycle
and then released to the output drivers at the next rising edge of
clock.
The GS880Z18/36AT is implemented with GSI's high
performance CMOS technology and is available in a JEDEC-
Standard 100-pin TQFP package.
Parameter Synopsis
-250 -225 -200 -166 -150 -133 Unit
Pipeline
3-1-1-1
tKQ
tCycle
2.5
4.0
2.7
4.4
3.0
5.0
3.4
6.0
3.8
6.7
4.0
7.5
ns
3.3 V
Curr (x18)
Curr (x32/x36)
280
330
255
300
230
270
200
230
185
215
165
190
mA
2.5 V
Curr (x18)
Curr (x32/x36)
275
320
250
295
230
265
195
225
180
210
165
185
mA
Flow
Through
2-1-1-1
tKQ
tCycle
5.5
6.0
6.5
7.0
7.5
8.5
ns
3.3 V
Curr (x18)
Curr (x32/x36)
175
200
165
190
160
180
150
170
145
165
135
150
mA
2.5 V
Curr (x18)
Curr (x32/x36)
175
200
165
190
160
180
150
170
145
165
135
150
mA
相关PDF资料
PDF描述
GS88136T-11.5IT 256K X 36 CACHE SRAM, 11.5 ns, PQFP100
GS881E36BT-150T 256K X 36 CACHE SRAM, 7.5 ns, PQFP100
GS881E18BD-150 512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
GS881E18BD-150I 512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
GS881E18BD-200 512K x 18, 256K x 32, 256K x 36 9Mb Sync Burst SRAMs
相关代理商/技术参数
参数描述
GS880Z18AT-133 制造商:GSI 制造商全称:GSI Technology 功能描述:9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS880Z18AT-133I 制造商:GSI 制造商全称:GSI Technology 功能描述:9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS880Z18AT-150 制造商:未知厂家 制造商全称:未知厂家 功能描述:9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS880Z18AT-150I 制造商:GSI 制造商全称:GSI Technology 功能描述:9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS880Z18AT-166 制造商:GSI 功能描述: 制造商:GSI Technology 功能描述: