- 您现在的位置：买卖IC网 > PDF目录364793 > HB28D096A8HSR HB28D096A8HSR/HB28D032A8HSR Datasheet PDF资料下载
参数资料
| 型号： | HB28D096A8HSR |
| 英文描述： | HB28D096A8HSR/HB28D032A8HSR Datasheet |
| 中文描述： | HB28D096A8HSR/HB28D032A8HSR数据表 |
| 文件页数： | 42/67页 |
| 文件大小： | 197K |
| 代理商： | HB28D096A8HSR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页当前第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页
HB28D096/032A8HSR
40
Note:
FR: Feature register
SC: Sector Count register
SN: Sector Number register
CY: Cylinder register
DR: DRV bit of Drive Head register
HD: Head Number of Drive Head register
LBA: Logical Block Address Mode Supported
Y: The register contains a valid parameter for this command.
N: The register does not contain a valid parameter for this command.
12. Device control register:
This register is write only register, and it is used for controlling the card
interrupt request and issuing an ATA soft reset to the card.
bit7
bit6
bit5
bit4
bit3
bit2
bit1
bit0
×
×
×
×
1
SRST
nIEN
0
bit
Name
Function
7 to 4
×
don't care
3
1
This bit is set to "1".
2
SRST (Software ReSeT)
This bit is set to "1" in order to force the card to perform Task File
Reset operation. This does not change the Card Configuration
registers as a Hardware Reset does. The card remains in Reset
until this bit is reset to "0".
1
nIEN (Interrupt ENable)
This bit is used for enabling -IREQ. When this bit is set to "0", -IREQ
is enabled. When this bit is set to "1", -IREQ is disabled.
0
0
This bit is set to "0".
13. Drive Address register:
This register is read only register, and it is used for confirming the drive status.
This register is provides for compatibility with the AT disk drive interface. It is recommended that this
register is not mapped into the host’s I/O space because of potential conflicts on bit7.
bit7
bit6
bit5
bit4
bit3
bit2
bit1
bit0
×
nWTG
nHS3
nHS2
nHS1
nHS0
nDS1
nDS0
bit
Name
Function
7
×
This bit is unknown
6
nWTG (WriTing Gate)
This bit is unknown
5 to 2 nHS3-0 (Head Select3-0)
These bits is the negative value of Head Select bits (bit 3 to 0) in
Drive/Head register.
1
nDS1 (Idrive Select1)
This bit is unknown
0
nDS0 (Idrive Select0)
This bit is unknown
相关PDF资料 |
PDF描述 |
|---|---|
| HB28D096C6 | EEPROM |
| HB28D096C8 | EEPROM |
| HB28D096C8C | EEPROM |
| HB28D096C8H | HB28D096C8H/HB28D032C8H Datasheet |
| HB28D096C8HSR | HB28D096C8HSR/HB28D032C8HSR Datasheet |
相关代理商/技术参数 |
参数描述 |
|---|---|
| HB2A102K-S265B | 制造商:Hitano Enterprise Corp 功能描述:Bulk |
| HB2A102K-S565B | 制造商:Hitano Enterprise Corp 功能描述:Bulk |
| HB2A103K-S565B | 制造商:Hitano Enterprise Corp 功能描述: |
| HB2A122K-S265B | 制造商:Hitano Enterprise Corp 功能描述: |
| HB2A122K-S565B | 制造商:Hitano Enterprise Corp 功能描述:Bulk |
发布紧急采购，3分钟左右您将得到回复。