- 您现在的位置：买卖IC网 > PDF目录371807 > HFA3842 (Intersil Corporation) Wireless LAN Medium Access Controller PDF资料下载
参数资料
| 型号： | HFA3842 |
| 厂商： | Intersil Corporation |
| 英文描述： | Wireless LAN Medium Access Controller |
| 中文描述： | 无线局域网媒体访问控制器 |
| 文件页数： | 19/26页 |
| 文件大小： | 512K |
| 代理商： | HFA3842 |
19
SYNTHESIZER
For the PRISM II, the synthesizer is programmed by
firmware using different pins than the MMI. The HFA3842
will exchange data with the baseband during transmit and
receive operations over the MMI interface. If the MMI
interface was connected to the front end chips, the
transitions on SCLK and SD could couple noise into them.
The synthesizer serial bus consists of SYNTHDATA,
SYNTHCLK, LE_IF and LE_RF. SYNTHDATA is on pin PK2,
SYNTHCLK is on PK1, LE_IF is the enable for the HFA3783
Quad IF chip, and LE_RF is the enable for the HFA3683
synthesizer.
Data is provided on SYNTHDATA and clock on SYNTHCLK.
The data is updated the falling edge of SYNTHCLK and
expected to be latched into the synthesizer on the rising
edge. The enable signal LE_RF is asserted while data is
clocked out.
PHY Data Interface (MDI)
The HFA3842 has a dedicated serial port to provide the data
interface to the baseband processor. This is referred to as
the Modem Data Interface (MDI). The MDI operates on the
data being transferred to and from the baseband on a word
by word basis. There are no FIFOs needed, since the
firmware is able to control the protocol in real time.
The MDI performs the following functions:
Serial to parallel conversion of received data from the
baseband, with synchronization between the incoming RX
clock to the internal HFA3842 clock.
Generating CRCs (HEC and FCS) from the received data
stream to verify correct reception.
Decrypt the received data when WEP is enabled.
Parallel to serial conversion of transmit data, with the
serial timing synchronized with the TX clock.
Insertion of the CRCs (HEC and FCS) at the appropriate
point during transmission.
Encrypt the transmitted data when WEP is enabled.
The receive data path uses RX_RDY, RXC, RXD. The
transmit data path uses TX_RDY, TXC, TXD and the CCA
input to determine (under the IEEE802.11 protocol) whether
to transmit.
t
SCP
t
SCW
t
SCW
t
SCS
t
SCH
t
SCD
t
SCED
t
SCED
SCLK
SDI, R/W, SD, CS
SD (AS OUTPUT)
R/W
SD
FIGURE 19. BBP CONTROL PORT SIGNAL TIMING
TABLE 7. BBP CONTROL PORT AC ELECTRICAL
SPECIFICATIONS
PARAMETER
SYMBOL
MIN
MAX
UNITS
SCLK Clock Period
t
SCP
90
-
ns
SCLK Width Hi or Low
t
SCW
20
-
ns
Setup to SCLK + Edge
(SD, SDI, R/W, CS)
t
SCS
30
-
ns
Hold Time from SCLK +
Edge (SD, SDI, R/W, CS)
t
SCH
0
-
ns
SD Out Delayfrom SCLK +
Edge
t
SCD
-
30
ns
SD Out Enable/Disable
from R/W
t
SCED
-
15
ns
FIGURE 20. SYNTHESIZER DATA FORMAT
LE_RF
SYNTHCLK
SYNTHDATA
D23
D22
D21
D20
D1
D0
HFA3842
相关PDF资料 |
PDF描述 |
|---|---|
| HFA3842IN | Wireless LAN Medium Access Controller |
| HFA3860AIV96 | Circular Connector; No. of Contacts:5; Series:MS27473; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:10; Circular Contact Gender:Pin; Circular Shell Style:Straight Plug; Insert Arrangement:10-5 RoHS Compliant: No |
| HFA3860A | Direct Sequence Spread Spectrum Baseband |
| HFA3860AIV | 3.3V 288-mc CPLD |
| HFA3861AIN96 | Circular Connector; No. of Contacts:21; Series:MS27473; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:22; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:22-21 RoHS Compliant: No |
相关代理商/技术参数 |
参数描述 |
|---|---|
| HFA3842A | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:PCMCIA/USB Wireless LAN Medium Access Controller |
| HFA3842AIN | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:PCMCIA/USB Wireless LAN Medium Access Controller |
| HFA3842AIN-TK | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:PCMCIA/USB Wireless LAN Medium Access Controller |
| HFA3842B | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:PCMCIA/USB Wireless LAN Medium Access Controller |
| HFA3842BIN | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:PCMCIA/USB Wireless LAN Medium Access Controller |
发布紧急采购，3分钟左右您将得到回复。