- 您现在的位置：买卖IC网 > Datasheet目录983 > HI5760EVAL1 (Intersil)EVALUATION PLATFORM SOIC HI5760 Datasheet资料下载
参数资料
| 型号： | HI5760EVAL1 |
| 厂商： | Intersil |
| 文件页数： | 4/8页 |
| 文件大小： | 0K |
| 描述： | EVALUATION PLATFORM SOIC HI5760 |
| 标准包装： | 1 |
| DAC 的数量： | 1 |
| 位数： | 10 |
| 采样率（每秒）： | 125M |
| 数据接口： | 并联 |
| 设置时间： | 35ns |
| DAC 型： | 电流 |
| 工作温度： | -40°C ~ 85°C |
| 已供物品： | 板 |
| 已用 IC / 零件： | HI5760 |
Application Notes 9821
HSP-Eval Setup for DDS
Attach the HSP-EVAL and the HSP45116 Daughter Board
together. Consult their respective user manuals for details.
Connect the HI5760EVAL1 board to the P2 connector of
the HSPEVAL board. Then connect these to an IBM
compatible PC via the parallel port. Provide power to both
boards. To run the software (NCOMCTRL) that
accompanied the HSP evaluation kit, place the diskette into
the A: drive of the PC and type:
A: NCOMCTRL,
which will run the HSP45116 Control Panel software. Set
the control panel’s selections to the following and check the
output of the DAC at either IOUTA or IOUTB for a frequency
equal to 1.63MHz.
The clock select of the control panel should be set to ‘Osc.
CLK’. The control signals should be as follows:
0ENPHREG
0CLROFR
1LOAD
0BINFMT
1PMSEL
The amplitude of the real output (RIN0-15) should be 8000 HEX
for full scale output. The center frequency register can be set to
10ABCDEF HEX for a 1.63MHz tone. The Offset Frequency,
Phase Offset, and Time Accumulator Registers should all be
set to zeros. The spurious free dynamic range that can be
expected is typically 70dBc with this setup operating at this
frequency.
Appendix B Pin Descriptions
Appendix A Description of Architecture
The segmented current source architecture has the ability to
improve the converter’s performance by reducing the amount
of current that is switching at any one time. In traditional
architectures, major transition points required the converter to
switch on or off large amounts of current. In a traditional 10-bit
R/2R ladder design, for example, the midscale transition
required approximately equal amounts of currents switching
on and off. In a segmented current source arrangement,
transitions such as midscale become one in which you simply
have an additional intermediate current source turning on and
several minor ones turning off. In the case of the HI5760,
there are 31 intermediate current segments that represent the
5 MSBs and five, binary-weighted current sources
representing each of the five LSBs. See the Functional Block
Diagram in the datasheet for a visual representation. To relate
the midscale transition example to the HI5760, consider the
following: The code 0111111111 would be represented by 15
intermediate current segments and each of the 5 LSB current
sources all turned on. To transition to code 1000000000 would
simply require turning off the 5 LSB current sources and
turning on the next intermediate current segment, bringing the
total amount of current switching at this ‘major’ code transition
equal to the same amount switching at 30 other code
transition points in the code ramp from 0 to 1023, so that the
total glitch energy is distributed more evenly.
PIN NO.
PIN NAME
PIN DESCRIPTION
1-10
D9 (MSB) Through Digital data bit-9, (most signi?cant bit) through digital data bit-0, (least signi?cant bit).
D0 (LSB)
11-14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
NC
SLEEP
REFLO
REFIO
FSADJ
COMP1
ACOM
IOUTB
IOUTA
COMP2
AV DD
NC
DCOM
DV DD
CLK
No Connect. Recommend ground.
Control Pin for Power-Down Mode. Sleep mode is active high; Connect to ground for normal mode. Sleep pin has
internal 20 μ A active pull-down current.
Connect to analog ground to enable internal 1.2V reference or connect to AV DD to disable internal reference.
Reference voltage input if internal reference is disabled. Reference voltage output if internal reference is enabled. Use
0. 1μ F cap to ground when internal reference is enabled.
Full Scale Current Adjust. Use a resistor to ground to adjust full scale output current. Full scale output
current = 32 x V REFIO /R SET .
For use in reducing bandwidth/noise. Recommended: Connect 0.1 μ F to AV DD .
Analog Ground.
The complementary current output of the device. Full scale output current is achieved when all input bits are set
to binary 0.
Current output of the device. Full scale output current is achieved when all input bits are set to binary 1.
Connect to ACOM directly or through a 0.1 μ F capacitor.
Analog supply (+3V to +5V).
No connect.
Digital ground.
Digital supply (+3V to +5V).
Input for clock. Positive edge of clock latches data.
3-4
相关PDF资料 |
PDF描述 |
|---|---|
| HI5762EVAL2 | EVALUATION MOD FOR HI5762 AMP |
| HI5767EVAL1 | EVALUATION PLATFORM HI5767 |
| HI5767EVAL2 | EVALUATION PLATFORM HI5767 |
| HI5805EVAL1 | EVALUATION PLATFORM HI5805 |
| HI5828EVAL2 | EVALUATION PLATFORM HI5828 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| HI5760EVALI | 制造商:Harris Corporation 功能描述: |
| HI5760IA | 功能描述:CONV D/A 10-BIT 125MSPS 28-TSSOP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 标准包装:2,400 系列:- 设置时间:- 位数:18 数据接口:串行 转换器数目:3 电压电源:模拟和数字 功率耗散（最大）:- 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:36-TFBGA 供应商设备封装:36-TFBGA 包装:带卷 (TR) 输出数目和类型:* 采样率（每秒）:* |
| HI5760IA-T | 功能描述:CONV D/A 10-BIT 125MSPS 28-TSSOP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 标准包装:2,400 系列:- 设置时间:- 位数:18 数据接口:串行 转换器数目:3 电压电源:模拟和数字 功率耗散（最大）:- 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:36-TFBGA 供应商设备封装:36-TFBGA 包装:带卷 (TR) 输出数目和类型:* 采样率（每秒）:* |
| HI5760IAZ | 功能描述:数模转换器- DAC D/A 10-BIT 125MSPS 28PIN INDUST TEMP RoHS:否 制造商:Texas Instruments 转换器数量:1 DAC 输出端数量:1 转换速率:2 MSPs 分辨率:16 bit 接口类型:QSPI, SPI, Serial (3-Wire, Microwire) 稳定时间:1 us 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-14 封装:Tube |
| HI5760IAZ-T | 功能描述:数模转换器- DAC D/A 10-BIT 125MSPS 28PIN INDUST TEMP RoHS:否 制造商:Texas Instruments 转换器数量:1 DAC 输出端数量:1 转换速率:2 MSPs 分辨率:16 bit 接口类型:QSPI, SPI, Serial (3-Wire, Microwire) 稳定时间:1 us 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-14 封装:Tube |
发布紧急采购，3分钟左右您将得到回复。