
p
ll
s
-
s
M
T
5 - 18
HMC704LP4E
v03.1211
8 GHz fractionaL-n PLL
For price, delivery, and to place orders: Hittite Microwave Corporation,20 Alpha Road, Chelmsford, MA 01824
Phone: 978-250-3343
Fax: 978-250-3373
Order On-line at www.hittite.com
Application Support: Phone: 978-250-3343 or apps@hittite.com
reference input Stage
The reference buffer provides the path from an external reference source (generally crystal based) to the R divider, and
eventually to the phase detector. The buffer has two modes of operation. High Gain (recommended below 200MHz),
and High frequency, for 200 to 350MHz operation. The buffer is internally DC biased, with 100 Ohm internal termina-
tion. For 50 Ohm match, an external 100 Ohm resistance to ground should be added, followed by an AC coupling ca-
pacitance (impedance < 1 Ohm), then to the XREFP pin of the part.
At low frequencies, a relatively square reference is recommended to keep the input slew rate high. At higher frequen-
cies, a square or sinusoid can be used. The following table shows the recommended operating regions for different
reference frequencies. If operating outside these regions the part will normally still operate, but with degraded perfor-
mance.
Minimum pulse width at the reference buffer input is 2.5ns. For best spur performance when R = 1, the pulse width
should be (2.5ns + 8Tps), where Tps is the period of the VCO at the prescaler input. When R > 1 minimum pulse width
is 2.5ns.
table 6. reference Sensitivity table
square Input
sinusoidal Input
Frequency
(MHz)
slew > 0.5V/ns
Recommended swing (Vpp)
Recommended Power Range (dBm)
Recommended
Min
Max
Recommended
Min
Max
< 10
YEs
0.6
2.5
x
10
YEs
0.6
2.5
x
25
YEs
0.6
2.5
ok
8
15
50
YEs
0.6
2.5
YEs
6
15
100
YEs
0.6
2.5
YEs
5
15
150
ok
0.9
2.5
YEs
4
12
200
ok
1.2
2.5
YEs
3
8
200 to 350
x
YEs1
5
10
Note: For greater than 200MHz operation, use buffer in High Frequency Mode. Reg[8] bit 21 = 1
Input referred phase noise of the PLL when operating at 50MHz is between -150 and -156dBc/Hz at 10kHz offset de-
pending upon the mode of operation. The input reference signal should be 10dB better than this floor to avoid deg-
radation of the PLL noise contribution. It should be noted that such low levels are only necessary if the PLL is the domi-
nant noise contributor and these levels are required for the system goals.
Figure 27. Reference Path Input Stage