- 您现在的位置：买卖IC网 > PDF目录370643 > HMP8112 (Harris Corporation) NTSC/PAL Video Decoder PDF资料下载
参数资料
| 型号： | HMP8112 |
| 厂商： | Harris Corporation |
| 英文描述： | NTSC/PAL Video Decoder |
| 中文描述： | NTSC / PAL视频解码器 |
| 文件页数： | 16/40页 |
| 文件大小： | 563K |
| 代理商： | HMP8112 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
16
TABLE 11. COLOR SATURATION ADJUST FACTOR
DESTINATION ADDRESS = 05
H
BIT
NUMBER
FUNCTION
DESCRIPTION
RESET
STATE
7 - 0
Color Saturation
Adjust Factor
This register sets the color saturation adjust factor. This value is multiplied by the chromi-
nance (CbCr) data and allows the data to be scaled from 0 to a factor of +1.96875. This 8-bit
number is a fractional number as shown below:
2
0
2
-1
2
-2
2
-3
2
-4
2
-5
2
-6
2
-7
The contrast factor is applied after the brightness.
1001 1101
B
TABLE 12. PHASE LOCKED LOOP CHROMINANCE SUBCARRIER TO BUS CLOCK FREQUENCY RATIO
DESTINATION ADDRESS = 06
H
BIT
NUMBER
FUNCTION
DESCRIPTION
RESET
STATE
7 - 0
Chroma PLL Ratio
These bits are used to program the ratio of the incoming video chrominance color sub-
carrier frequency to the BUS Clock used. This number serves as the reference frequency
of the chrominance PLL and must be very accurate. This is the lower byte of the ratio and
encompasses the following range:
2
-9
2
-10
2
-11
2
-12
2
-13
2
-14
2
-15
2
-16
The default value is for a CLK frequency of 27MHz and a color subcarrier of 3.579545
MHz.
1100 0001
B
TABLE 13. PHASE LOCKED LOOP CHROMINANCE SUBCARRIER TO BUS CLOCK FREQUENCY RATIO
DESTINATION ADDRESS = 07
H
BIT
NUMBER
FUNCTION
DESCRIPTION
RESET
STATE
15 - 8
Chroma PLL Ratio
These bits are used to program the ratio of the incoming video chrominance color sub-
carrier frequency to the BUS Clock used. This number serves as the reference frequency
of the chrominance PLL and must be very accurate. This is the upper byte of the ratio
and encompasses the following range:
2
-1
2
-2
2
-3
2
-4
2
-5
2
-6
2
-7
2
-8
1000 0111
B
TABLE 14. HORIZONTAL AGC START TIME REGISTER
DESTINATION ADDRESS = 08
H
BIT
NUMBER
FUNCTION
DESCRIPTION
RESET
STATE
7 - 0
Horizontal AGC
Pulse Programmable
Start Time
This register provides a programmable delay for the HAGC pulse that control the sync
tip AGC in the A/D converters. The start time of the HAGC pulse is set from the detection
of horizontal sync in the video data. HAGC is programmable in CLK increments and has
a fixed 1 clock delay following the falling edge of horizontal sync. This is the lower byte
of the 10-bit word.
0011 1111
B
TABLE 15. HORIZONTAL AGC START TIME REGISTER
DESTINATION ADDRESS = 09
H
BIT
NUMBER
FUNCTION
DESCRIPTION
RESET
STATE
15 - 10
Not Used
Write Ignored, Read 0’s.
XXXX XX
HMP8112
相关PDF资料 |
PDF描述 |
|---|---|
| HMP8112ACN | NTSC/PAL Video Decoder |
| HMP8112CN | NTSC/PAL Video Decoder |
| HMP8112EVAL2 | NTSC/PAL Video Decoder |
| HMP8156EVAL2 | NTSC/PAL Video Decoder |
| HMP8156EVAL1 | NTSC/PAL Encoders |
相关代理商/技术参数 |
参数描述 |
|---|---|
| HMP8112/8115 WAF | 制造商:Harris Corporation 功能描述: |
| HMP8112ACN | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HMP8112CN | 制造商:HARRIS 制造商全称:HARRIS 功能描述:NTSC/PAL Video Decoder |
| HMP8112EVAL1 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HMP8112EVAL2 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
发布紧急采购，3分钟左右您将得到回复。