参数资料
| 型号： | HMP8117CNZ |
| 厂商： | Intersil |
| 文件页数： | 29/45页 |
| 文件大小： | 0K |
| 描述： | IC VIDEO DECODER NTSC/PAL 80PQFP |
| 标准包装： | 66 |
| 类型： | 视频解码器 |
| 应用： | 视频 |
| 电压 - 电源，模拟： | 4.75 V ~ 5.25 V |
| 电压 - 电源，数字： | 4.75 V ~ 5.25 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 80-BQFP |
| 供应商设备封装： | 80-QFP（14x20） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页当前第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页
35
FN4643.4
July 29, 2009
TABLE 51. WSS_CRC_EVEN DATA REGISTER
SUB ADDRESS = 29H
BIT
NO.
FUNCTION
DESCRIPTION
RESET
STATE
7-6
Reserved
00B
5-0
Even Field
WSS CRC Data
If even field WSS is enabled and present during NTSC operation, this register is loaded with the
six bits of CRC information on line 283. It is always a “000000” during PAL operation. Data written
to this register is ignored.
000000B
TABLE 52. START H_BLANK LSB REGISTER
SUB ADDRESS = 30H
BIT
NO.
FUNCTION
DESCRIPTION
RESET
STATE
7-0
Assert BLANK
Output Signal
This 8-bit register is cascaded with Start H_BLANK High Register to form a 10-bit start horizontal
blank REGISTER. It specifies the horizontal count (in 1x clock cycles) at which to assert BLANK
each scan line. Bit 0 is always a “0”, so the start of horizontal blanking may only be done with two
pixel resolution. The leading edge of HSYNC is count 000H.
4AH
TABLE 53. START H_BLANK MSB REGISTER
SUB ADDRESS = 31H
BIT
NO.
FUNCTION
DESCRIPTION
RESET
STATE
15-10
Reserved
000000B
9-8
Assert BLANK
Output Signal
This 2-bit register is cascaded with Start H_BLANK Low Register to form a 10-bit start horizontal
blank register. It specifies the horizontal count (in 1x clock cycles) at which to assert BLANK each
scan line. The leading edge of HSYNC is count 000H.
11B
TABLE 54. END H_BLANK REGISTER
SUB ADDRESS = 32H
BIT
NO.
FUNCTION
DESCRIPTION
RESET
STATE
7-0
Negate BLANK
Output Signal
This 8-bit register specifies the horizontal count (in 1x clock cycles) to negate BLANK each scan
line. For proper operation, bit 0 must always be set to “0”; therefore, the end of horizontal
blanking may only set with two pixel resolution. If bit 0 is set to “1”, the chroma/luma output data
may be swapped. The leading edge of HSYNC is count 000H.
7AH
TABLE 55. START V_BLANK LSB REGISTER
SUB ADDRESS = 33H
BIT
NO.
FUNCTION
DESCRIPTION
RESET
STATE
7-0
Assert BLANK
Output Signal
This 8-bit register is cascaded with Start V_BLANK High Register to form a 9-bit start vertical
blank register. It specifies the line number to assert BLANK each field.
For NTSC operation, it occurs on line (n + 5) on odd fields and line (n + 268) on even fields. For
PAL operation, it occurs on line (n + 5) on odd fields and line (n + 318) on even fields.
02H
TABLE 56. START V_BLANK MSB REGISTER
SUB ADDRESS = 34H
BIT
NO.
FUNCTION
DESCRIPTION
RESET
STATE
15-9
Reserved
0000000B
8
Assert BLANK
Output Signal
This 1-bit register is cascaded with Start V_BLANK Low Register to form a 9-bit start vertical
blank register.
1B
HMP8117
相关PDF资料 |
PDF描述 |
|---|---|
| HMP8156ACNZ | IC VIDEO ENCODER NTSC/PAL 64MQFP |
| HSP45102SC-40Z | IC OSC NCO 40MHZ 28-SOIC |
| HSP45106JC-33Z | IC OSC NCO 33MHZ 84-PLCC |
| HSP45116AVC-52Z | IC OSC NCO 52MHZ 160-MQFP |
| ICL7109EPL+ | IC ADC 12BIT 3-ST 40-DIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| HMP8154 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:NTSC/PAL Encoders |
| HMP8154_05 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:NTSC/PAL Encoders |
| HMP8154CN | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HMP8154EVAL1 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:NTSC/PAL Encoders |
| HMP8156 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:NTSC/PAL Encoder |
发布紧急采购，3分钟左右您将得到回复。