参数资料
型号: HY51S16163HG(HGL)
英文描述: 1Mx16|3.3V|4K|5/6|FP/EDO DRAM - 16M
中文描述: 1Mx16 | 3.3 | 4K的| 5 / 6 |计划生育/ EDO公司的DRAM - 1,600
文件页数: 4/12页
文件大小: 104K
代理商: HY51S16163HG(HGL)
HY51V(S)16160HG/HGL
Rev.0.1/Apr.01
4
Truth Table
Notes :
1. H : High ( inactive) L : Low ( active) D : H or L
2. t
WCS
>= 0ns Early write cycle
twcs <
=0
ns Delayed write cycle
3. Mode is determined by the OR function of the /UCAS and /LCAS (mode is set by earliest of /UCAS and /LCAS
active edge and reset by the latest of /UCAS and /LCAS inactive edge), However write operation and output
High-Z control are done independently by each /UCAS, /LCAS
ex) if /RAS = H to L, /UCAS = H, /LCAS = L, then /CAS-before-/RAS refresh cycle is selected
/RAS
/LCAS
/UCAS
/WE
/OE
Output
Operation
Notes
H
D
D
D
D
Open
Standby
1 ,3
L
L
H
H
L
Valid
Lower byte
Read cycle
1, 3
L
H
L
H
L
Valid
Upper byte
L
L
L
H
L
Valid
Word
L
L
H
L
D
Open
Lower byte
Early write cycle
1, 2, 3
L
H
L
L
D
Open
Upper byte
L
L
L
L
D
Open
Word
L
L
H
L
H
Undefined
Lower byte
Delayed write cycle
1, 2, 3
L
H
L
L
H
Undefined
Upper byte
L
L
L
L
H
Undefined
Word
L
L
H
H to L
L to H
Valid
Lower byte
Read-modify-write
Cycle
1, 3
L
H
L
H to L
L to H
Valid
Upper byte
L
L
L
H to L
L to H
Valid
Word
H to L
H
L
D
D
Open
Word
CBR refresh
or
Self refresh
(L-series)
1, 3
H to L
L
H
D
D
Open
Word
H to L
L
L
D
D
Open
Word
L
H
H
D
D
Open
Word
/RAS only refresh
cycle
1, 3
L
L
L
H
H
Open
Read cycle
(Output disabled)
1, 3
相关PDF资料
PDF描述
HY51S64403HG(HGL) 16Mx4|3.3V|8K|45|FP/EDO DRAM - 64M
HY51S65163HG(HGL) 4Mx16|3.3V|4K|45|FP/EDO DRAM - 64M
HY51S65173HG(HGL) 4Mx16|3.3V|4K|45|FP/EDO DRAM - 64M
HY51S65403HG(HGL) 16Mx4|3.3V|4K|45|FP/EDO DRAM - 64M
HY51S65803HG(HGL) 8Mx8|3.3V|4K|45|FP/EDO DRAM - 64M
相关代理商/技术参数
参数描述
HY51V65164ATC-60 制造商:Hyundai 功能描述:
HY52 制造商:AEARO 功能描述:HYGIENE KIT OPTIME II DEFENDER 制造商:3M Electronic Products Division 功能描述:Hygiene Kit for Optime II Ear Defender
HY5203-015M 制造商:未知厂家 制造商全称:未知厂家 功能描述:Logic IC
HY5203-015R 制造商:未知厂家 制造商全称:未知厂家 功能描述:Logic IC
HY5203-015Z 制造商:未知厂家 制造商全称:未知厂家 功能描述:Logic IC