- 您现在的位置：买卖IC网 > PDF目录67681 > I74F50729D-T (NXP SEMICONDUCTORS) F/FAST SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14 PDF资料下载
参数资料
| 型号： | I74F50729D-T |
| 厂商： | NXP SEMICONDUCTORS |
| 元件分类： | 锁存器 |
| 英文描述： | F/FAST SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14 |
| 封装： | PLASTIC, SO-14 |
| 文件页数： | 5/12页 |
| 文件大小： | 104K |
| 代理商： | I74F50729D-T |
Philips Semiconductors
Product data
74F50729
Synchronizing dual D-type flip-flop with edge-triggered
set and reset and metastable immune characteristics
2
2003 Jan 20
FEATURES
Metastable immune characteristics
Output skew less than 1.5 ns
High source current (I
OH = 15 mA) ideal for clock driver
applications
See 74F5074 for synchronizing dual D-type flip-flop
See 74F50109 for synchronizing dual J-K positive edge-triggered
flip-flop
See 74F50728 for synchronizing cascaded dual D-type flip-flop
Industrial temperature range available (–40 °C to +85 °C)
DESCRIPTION
The 74F50729 is a dual positive edge-triggered D-type featuring
individual data, clock, set and reset inputs; also true and
complementary outputs.
The 74F50729 is designed so that the outputs can never display a
metastable state due to setup and hold time violations. If setup time
and hold time are violated the propagation delays may be extended
beyond the specifications but the outputs will not glitch or display a
metastable state. Typical metastability parameters for the 74F50729
are:
τ 135 ps and τ 9.8 × 106 sec, where τ represents a
function of the rate at which a latch in a metastable state resolves
that condition, and To represents a function of the measurement of
the propensity of a latch to enter a metastable state.
Set (SDn) and reset (RDn) are asynchronous positive-edge
triggered inputs and operate independently of the clock (CPn) input.
Data must be stable just one setup time prior to the low-to-high
transition of the clock for guaranteed propagation delays.
Clock triggering occurs at a voltage level and is not directly related
to the transition time of the positive-going pulse. Following the hold
time interval, data at the Dn input may be changed without affecting
the levels of the output.
PIN CONFIGURATION
14
13
12
11
10
9
8
7
6
5
4
3
2
1
GND
VCC
SD1
Q1
CP1
RD1
D1
RD0
D0
Q0
CP0
SD0
Q0
SF00611
TYPE
TYPICAL fMAX
TYPICAL SUPPLY
CURRENT (TOTAL)
74F50729
120 MHz
19 mA
ORDERING INFORMATION
ORDER CODE
COMMERCIAL RANGE
INDUSTRIAL RANGE
DESCRIPTION
VCC = 5V ±10%,
PKG DWG #
Tamb = 0 °C to +70 °C
Tamb = –40 °C to +85 °C
14-pin plastic DIP
N74F50729N
I74F50729N
SOT27-1
14-pin plastic SO
N74F50729D
I74F50729D
SOT108-1
INPUT AND OUTPUT LOADING AND FAN OUT TABLE
PINS
DESCRIPTION
74F (U.L.)
HIGH/LOW
LOAD VALUE
HIGH/LOW
D0, D1
Data inputs
1.0/0.417
20
A / 250 A
CP0, CP1
Clock inputs (active rising edge)
1.0/1.0
20
A / 20 A
SD0, SD1
Set inputs (active rising edge)
1.0/1.0
20
A / 20 A
RD0, RD1
Reset inputs (active rising edge)
1.0/1.0
20
A / 20 A
Q0, Q1, Q0, Q1
Data outputs
750/33
15 mA / 20 mA
NOTE: One (1.0) FAST unit load is defined as: 20
A in the high state and 0.6 mA in the low state.
相关PDF资料 |
PDF描述 |
|---|---|
| I843034AY-06 | 750 MHz, PROC SPECIFIC CLOCK GENERATOR, PQFP48 |
| IAB110PN | DUAL TRANSISTOR OUTPUT SOLID STATE RELAY, 3750 V ISOLATION-MAX |
| IAD110NTR | TRANSISTOR OUTPUT SOLID STATE RELAY, 3750 V ISOLATION-MAX |
| IAA110NTR | DUAL TRANSISTOR OUTPUT SOLID STATE RELAY, 3750 V ISOLATION-MAX |
| IBB110NTR | DUAL TRANSISTOR OUTPUT SOLID STATE RELAY, 3750 V ISOLATION-MAX |
相关代理商/技术参数 |
参数描述 |
|---|---|
| I74F50729N | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Synchronizing dual D-type flip-flop with edge-triggered set and reset with metastable immune characteristics |
| I74F50729N-B | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Dual D-Type Flip-Flop |
| I74F652AD | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Transceivers/registers |
| I74F652AD-T | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Single 8-bit Bus Transceiver |
| I74F652AN | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Transceivers/registers |
发布紧急采购，3分钟左右您将得到回复。