- 您现在的位置：买卖IC网 > PDF目录378599 > IA88C00-PDW48C-R (Innovasic Semiconductor) Microcontroller PDF资料下载
参数资料
| 型号： | IA88C00-PDW48C-R |
| 厂商： | Innovasic Semiconductor |
| 英文描述： | Microcontroller |
| 中文描述： | 微控制器 |
| 文件页数： | 20/80页 |
| 文件大小： | 707K |
| 代理商： | IA88C00-PDW48C-R |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页当前第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页
IA88C00
Microcontroller
Data Sheet
As of Production Version -01
Copyright
2005 ENG 21 0 050519-00 www.Innovasic
Innovasic.com
Innovasic Semiconductor
Page 20 of 80 1.888.824.4184
Mode and Control Registers
Figure 10. R213 (D5) Flags System Flags Register
Bit
7
6
5
4
3
2
1
0
Carry
Zero
Sign
Overflow
Decimal
Adjust
R
Half-
Carry
R
Fast
Interrupt
R
Bank
Initial Value
Read/Write
R
R
R
R
R/W
The flag register contains eight bits that describe the current status of the processor. Four of these bits can
be tested and used with conditional jump instructions. Two others are used for BCD arithmetic. Also
contained in the flag register are the Bank Address bit and the Fast Interrupt Status bit.
Bit 7: Carry Flag
- This is set to 1 if the result from an arithmetic operation generates carry out of, or
borrow into, bit 7.
Bit 6: Zero Flag
- For arithmetic and logical operations, this flag is set to 1 if the result of the operation is
0. For operations that test bits in a register, the 0 bit is set to 1 if the result is 0. For rotate and shift
operations, this bit is set to 1 if the result is 0.
Bit 5: Sign Flag
- Following arithmetic, logical, rotate or shift operations, this bit identifies the state of
the MSB of the result. A 0 indicates a positive number and a 1 indicates a negative number.
Bit 4: Overflow Flag
- This flag is set to 1 when the result of a two's-complement operation was greater
than 127 or less than -128. It is also cleared to 0 during logical operations.
Bit 3: Decimal Adjust
- This bit is used to specify what type of instruction was executed last during BCD
operations, so a subsequent decimal adjust operation can function correctly. This bit is not usually
accessible to programmers and cannot be used as a test condition.
Bit 2: Half-Carry Flag
- This bit is set to 1 whenever an addition generates a carry out of bit 3, or when a
subtraction borrows out of bit 4. This bit is used by the Decimal Adjust (DA) instruction to convert the
binary result of a previous addition or subtraction into the correct decimal (BCD) result. This flag and the
Decimal Adjust flag are not usually accessed by users.
Bit 1: Fast Interrupt Status
- This bit is set during a fast interrupt cycle and reset during the IRET
following interrupt servicing. When set, this bit inhibits all interrupts and causes the fast interrupt return
to be executed when the IRET instruction is fetched.
Bit 0: Bank Address
- This bit is used to select one of the register banks (0 or 1) between (decimal)
addresses 224 and 255. It is cleared by the SB0 instruction and set by the SB1 instruction.
相关PDF资料 |
PDF描述 |
|---|---|
| IA88C00-PDW48I | Microcontroller |
| IA88C00-PDW48I-R | Microcontroller |
| IA88C00-PLC68C | Microcontroller |
| IA88C00-PLC68C-R | Microcontroller |
| IA88C00-PLC68I | Microcontroller |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IA88C00-PDW48I | 制造商:INNOVASIC 制造商全称:INNOVASIC 功能描述:Microcontroller |
| IA88C00-PDW48I-R | 制造商:INNOVASIC 制造商全称:INNOVASIC 功能描述:Microcontroller |
| IA88C00-PLC68C | 制造商:INNOVASIC 制造商全称:INNOVASIC 功能描述:Microcontroller |
| IA88C00-PLC68C-R | 制造商:INNOVASIC 制造商全称:INNOVASIC 功能描述:Microcontroller |
| IA88C00-PLC68I | 制造商:INNOVASIC 制造商全称:INNOVASIC 功能描述:Microcontroller |
发布紧急采购，3分钟左右您将得到回复。