IA88C00
Microcontroller
Data Sheet
As of Production Version -01
Copyright
2005 ENG 21 0 050519-00 www.Innovasic
Innovasic.com
Innovasic Semiconductor
Page 24 of 80 1.888.824.4184
Figure 15. Instruction Pointer High (IPH), R218
Bit
7
IP15
Initial Value
Read/Write
R/W
A special register called the Instruction Pointer (IP) provides hardware support for threaded-code
languages. It consists of register-pair R218-R219 and contains memory addresses. The MSB is R218.
Threaded-code languages deal with an imaginary higher-level machine within the existing hardware
machine. The IP acts like the PC for that machine. The command NEXT passes control to or from the
hardware machine to the imaginary machine. And the commands ENTER and EXIT are imaginary
machine equivalents of real machine CALLS and RETURNS.
If the commands NEXT, ENTER and EXIT are not used, the IP can be used by the fast interrupt
processing, as described in the interrupts section.
Figure 16. Instruction Pointer Low (IPL), R219
Bit
7
6
5
4
IP7
IP6
IP5
IP4
Initial Value
Read/Write
R/W
R/W
R/W
R/W
A special register called the Instruction Pointer (IP) provides hardware support for threaded-code
languages. This register consists of register pair R218-R219 and contains memory addresses. The MSB is
R218. Threaded-code languages deal with an imaginary higher-level machine within the existing
hardware machine. The IP acts like the PC for that machine. The command NEXT passes control to or
from the hardware machine to the imaginary machine. And the commands ENTER and EXIT are
imaginary machine equivalents of real machine CALLS and RETURNS.
The IP can be used by the fast interrupt processing, as described in the interrupts section, if the commands
NEXT, ENTER and EXIT are not used.
Figure 17. Interrupt Mask (IRM), R221
6
5
4
3
2
1
IP9
R/W
0
IP14
R/W
IP13
R/W
IP12
R/W
IP11
R/W
IP10
R/W
IPO8
R/W
3
IP3
R/W
2
IP2
R/W
1
IP1
R/W
0
IP0
R/W
Bit
7
6
5
4
3
2
1
0
Level 7
R
Level 7
R
Level 7
R
Level 7
R
Level 7
R
Level 7
R
Level 7
R
Level 7
R
Initial Value
Read/Write