- 您现在的位置：买卖IC网 > PDF目录378599 > IA88C00-PDW48C (Innovasic Semiconductor) Microcontroller PDF资料下载
参数资料
| 型号： | IA88C00-PDW48C |
| 厂商： | Innovasic Semiconductor |
| 英文描述： | Microcontroller |
| 中文描述： | 微控制器 |
| 文件页数： | 42/80页 |
| 文件大小： | 707K |
| 代理商： | IA88C00-PDW48C |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页当前第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页
IA88C00
Microcontroller
Data Sheet
As of Production Version -01
Copyright
2005 ENG 21 0 050519-00 www.Innovasic
Innovasic.com
Innovasic Semiconductor
Page 42 of 80 1.888.824.4184
Figure 45. Port 2/3 A Interrupt Pending Register (P2AIP), R252 Bank 0
Bit
7
D7
0
6
D6
0
5
D5
0
4
D4
0
3
D3
0
2
D2
0
1
D1
0
0
D0
0
Initial Value
Read/Write
Read Only (writeable for reset puposes)
The Port 2/3 A Interrupt Pending and Port 2/3 B Interrupt Pending registers represent the software
interface to the negative edge-triggered flip-flops associated with external interrupt inputs. Each bit of
these registers corresponds to an interrupt generated by an external source. When one of these registers is
read, the value of each bit represents the state of the corresponding interrupt. When one of these registers
is written to, a 1 in a bit position causes the corresponding edge-triggered flip-flop to be reset to 0. A 0
causes no action.
The software interfaces with these registers to poll the interrupts and also to reset pending interrupts as
they are processed. Figure 45 shows the pin relationship.
Figure 46. Port 2/3 B Interrupt Pending Register (P2BIP), R253 Bank 0
Bit
7
D7
0
6
D6
0
5
D5
0
4
D4
0
3
D3
0
2
D2
0
1
D1
0
0
D0
0
Initial Value
Read/Write
Read Only (writeable for reset puposes)
The Port 2/3 A Interrupt Pending and Port 2/3 B Interrupt Pending registers represent the software
interface to the negative edge-triggered flip-flops associated with external interrupt inputs. Each bit of
these registers corresponds to an interrupt generated by an external source. When one of these registers is
read, the value of each bit represents the state of the corresponding interrupt. When one of these registers
is written to, a 1 in a bit position causes the corresponding edge-triggered flip-flop to be reset to 0. A 0
causes no action.
The software interfaces with these registers to poll the interrupts and also to reset pending interrupts as
they are processed. Figure 46 shows the pin relationship.
相关PDF资料 |
PDF描述 |
|---|---|
| IA88C00-PDW48C-R | Microcontroller |
| IA88C00-PDW48I | Microcontroller |
| IA88C00-PDW48I-R | Microcontroller |
| IA88C00-PLC68C | Microcontroller |
| IA88C00-PLC68C-R | Microcontroller |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IA88C00-PDW48C-R | 制造商:INNOVASIC 制造商全称:INNOVASIC 功能描述:Microcontroller |
| IA88C00-PDW48I | 制造商:INNOVASIC 制造商全称:INNOVASIC 功能描述:Microcontroller |
| IA88C00-PDW48I-R | 制造商:INNOVASIC 制造商全称:INNOVASIC 功能描述:Microcontroller |
| IA88C00-PLC68C | 制造商:INNOVASIC 制造商全称:INNOVASIC 功能描述:Microcontroller |
| IA88C00-PLC68C-R | 制造商:INNOVASIC 制造商全称:INNOVASIC 功能描述:Microcontroller |
发布紧急采购，3分钟左右您将得到回复。