- 您现在的位置：买卖IC网 > PDF目录378599 > IA88C00 (Innovasic Semiconductor) Microcontroller PDF资料下载
参数资料
| 型号： | IA88C00 |
| 厂商： | Innovasic Semiconductor |
| 英文描述： | Microcontroller |
| 中文描述： | 微控制器 |
| 文件页数： | 58/80页 |
| 文件大小： | 707K |
| 代理商： | IA88C00 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页当前第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页
IA88C00
Microcontroller
Data Sheet
As of Production Version -01
Copyright
2005 ENG21 1 030617-04 www.Innovasic
Innovasic.com
Innovasic Semiconductor
Page 58 of 80 1.888.824.4184
Interrupt Programming Model
The IA88C00 maintains program compatibility with the Super8. Enabling or disabling of interrupts are
controlled via the following registers:
Interrupt enable/disable
. See the System Mode register (R222).
Level enable.
See the interrupt Mask register (R221).
Level priority.
See the Interrupt Priority register (R255, Bank 0).
Source enable/disable.
Interrupt sources are enabled or disabled in the individual source’s Mode and
Control register.
Functional Overview
For an interrupt to be serviced, it’s source must be enabled. The corresponding interrupt and level must
likewise be enabled. Each interrupt input is conditioned with edge-triggered devices to convert all
interrupt inputs to “levels”. The eliminates the requirement for external hardware to maintain the interrupt
input prior to servicing.
When an interrupt source is received the processor is “vectored” to the vector address associated with the
interrupt. In the fact of multiple interrupts, the enabled interrupt whose level has the highest priority is
serviced first. For interrupts within the same level, the priority of the individual interrupt takes
precedence.
Upon servicing the interrupt, the processor clears the Interrupt Enable bit in the System Mode register to
prevent a high priority interrupt from disrupting the service routine. The program counter and status flags
are pushed onto the stack and the program counter is loaded with the appropriate interrupt vector and the
interrupt service routine (ISR) begins to the execute. Upon completion, the ISR executes an RET
instruction. The flags and program counter are popped off the stack and the Interrupt Enable bit in the
System Mode register is set.
The IA88C00 supports a special mode of “fast” interrupt processing. Utilization of this mode requires
program intervention. The vector address of the ISR must be loaded into the instruction pointer and the
Fast Interrupt enable bit in the System Mode Register must be set. Upon receipt of the interrupt source,
the ISR vector is loaded into the program counter while the old value of the program counter is saved in
the Instruction Pointer. Status flags are saved in the FLAGs register and the Fast interrupt Status Bit in
FLAGS is set. Upon completion of the ISR, the process is reversed.
Stack Operation
The IA88C00 maintains program model compatibility on all Stack operations. The stack may be
maintained in either the register file or in data memory space. For programming model details see
registers R216/R217 (the stack pointer) and register R254 (Memory Timing register)
相关PDF资料 |
PDF描述 |
|---|---|
| IA88C00-PDW48C | Microcontroller |
| IA88C00-PDW48C-R | Microcontroller |
| IA88C00-PDW48I | Microcontroller |
| IA88C00-PDW48I-R | Microcontroller |
| IA88C00-PLC68C | Microcontroller |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IA88C00-PDW48C | 制造商:INNOVASIC 制造商全称:INNOVASIC 功能描述:Microcontroller |
| IA88C00-PDW48C-R | 制造商:INNOVASIC 制造商全称:INNOVASIC 功能描述:Microcontroller |
| IA88C00-PDW48I | 制造商:INNOVASIC 制造商全称:INNOVASIC 功能描述:Microcontroller |
| IA88C00-PDW48I-R | 制造商:INNOVASIC 制造商全称:INNOVASIC 功能描述:Microcontroller |
| IA88C00-PLC68C | 制造商:INNOVASIC 制造商全称:INNOVASIC 功能描述:Microcontroller |
发布紧急采购，3分钟左右您将得到回复。