- 您现在的位置：买卖IC网 > PDF目录136444 > IBM25EMPPC750LFBE4000 32-BIT, 400 MHz, RISC PROCESSOR, CBGA360 PDF资料下载
参数资料
| 型号： | IBM25EMPPC750LFBE4000 |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 400 MHz, RISC PROCESSOR, CBGA360 |
| 封装： | 25 X 25 MM, 1.27 MM PITCH, CERAMIC, BGA-360 |
| 文件页数： | 13/50页 |
| 文件大小： | 600K |
| 代理商： | IBM25EMPPC750LFBE4000 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页
Page 16
Version 1.51
PowerPC 740 and PowerPC 750 Datasheet
5/20/99
PowerPC 740 and PowerPC 750 Embedded Microprocessor
IBM CMOS 0.20 um Copper Technology EMPPC740L and EMPPC750L
L2 Clock AC Specications
The following table provides the L2CLK output AC timing specifications for the 750 as defined in Figure 6.
L2CLK Output AC Timing Specications
See Table “Recommended Operating Conditions,” on page 7, for operating conditions.
Num
Characteristic
Min
Max
Unit
Notes
L2CLK frequency
80
233
MHz
1, 4
22
L2CLK cycle time
4.3
12.5
ns
23
L2CLK duty cycle
50
%
2
Internal DLL-relock time
640
—
L2CLK
3
Note:
1. L2CLK outputs are L2CLKOUTA, L2CLKOUTB and L2SYNC_OUT pins. The internal design supports higher L2CLK frequencies; however, the L2 I/O
drivers have been designed to support a 150MHz L2 bus loaded with 4 off-the-shelf pipelined synchronous burst SRAMs. Running the L2 bus beyond
150 MHz would require tightly coupled customized SRAMs or a multi-chip module (MCM) implementation. The L2CLK frequency to core frequency set-
tings must be chosen such that the resulting L2CLK frequency and core frequency do not exceed their respective maximum or minimum operating fre-
quencies. L2CLKOUTA and L2CLKOUTB must have equal loading.
2. The nominal duty cycle of the L2CLK is 50% measured at midpoint voltage.
3. The DLL re-lock time is specified in terms of L2CLKs. The number in the table must be multiplied by the period of L2CLK to compute the actual time
duration in nanoseconds. Re-lock timing is guaranteed by design and characterization, and is not tested.
4. The L2CR [L2SL] bit should be set for L2CLK frequencies less than 110MHz.
相关PDF资料 |
PDF描述 |
|---|---|
| IBM25PPC750L-DB0C333W | 32-BIT, 333 MHz, RISC PROCESSOR, CBGA360 |
| IBM25PPC740-EB0M3000 | 32-BIT, 300 MHz, RISC PROCESSOR, CBGA360 |
| IBM25PPC750-EB0M2250 | 32-BIT, 225 MHz, RISC PROCESSOR, CBGA360 |
| ICS9147F-08 | 100 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| ICS9148F-13 | 100 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IBM25NPE405L-3FA133C | 制造商:AMCC 制造商全称:Applied Micro Circuits Corporation 功能描述:PowerNP |
| IBM25NPE405L-3FA133CZ | 制造商:AMCC 制造商全称:Applied Micro Circuits Corporation 功能描述:PowerNP |
| IBM25NPE405L-3FA200C | 制造商:AMCC 制造商全称:Applied Micro Circuits Corporation 功能描述:PowerNP |
| IBM25NPE405L-3FA200CZ | 制造商:AMCC 制造商全称:Applied Micro Circuits Corporation 功能描述:PowerNP |
| IBM25NPE405L-3FA266C | 制造商:AMCC 制造商全称:Applied Micro Circuits Corporation 功能描述:PowerNP |
发布紧急采购，3分钟左右您将得到回复。