
Preliminary
PowerNP NPe405L Embedded Processor Data Sheet
38
Notes:
1. For a chip mounted on a JEDEC 2S2P card without a heat sink.
2. For a chip mounted on a card with at least one signal and two power planes, the following relationships exist:
a. Case temperature, TC, is measured at top center of case surface with device soldered to circuit board.
b. TA = TC – P×θCA, where TA is ambient temperature and P is power consumption.
c. TCMax = TJMax – P×θJC, where TJMax is maximum junction temperature and P is power consumption.
Absolute Maximum Ratings
The absolute maximum ratings below are stress ratings only. Operation at or beyond these maximum ratings can cause
permanent damage to the device.
Characteristic
Symbol
Value
Unit
Supply Voltage (Internal Logic)
VDD
0 to +2.7
V
Supply Voltage (I/O Interface)
OVDD
0 to +3.6
V
PLL Supply Voltage 2
AVDD
0 to +2.7
V
Input Voltage (3.3 V LVTTL receivers)
VIN
-0.6 to (OVDD + 0.6)
V
Input Voltage (5.0 V LVTTL receivers)
VIN
-0.6 to (OVDD + 2.4)
V
Storage Temperature Range
TSTG
-55 to +150
°C
Case temperature under bias
TC
-40 to +120
°C
Notes:
1. All voltages are specified with respect to ground (GND).
2. AVDD should be derived from VDD using the following circuit:
Package Thermal Specifications
The NPe405L is designed to operate within a case temperature range of -40°C to 85°C. Thermal resistance values for the
E-PBGA packages in a convection environment are as follows:
Package—Thermal Resistance
Symbol
Airflow
ft/min (m/sec)
Unit
0 (0)
100 (0.51)
200 (1.02)
23mm, 324-balls—Junction-to-Case
θ
JC
222
°C/W
23mm, 324-balls—Case-to-Ambient1
θ
CA
17
15
14
°C/W
VDD
C1
C2
C3
AVDD
L1
L1 – 2.2
H SMT inductor (equivalent to MuRata
LQH3C2R2M34) or SMT chip ferrite bead (equivalent
to MuRata BLM31A700S)
C1 – 3.3
F SMT tantalum
C2 – 0.1
F SMT monolithic ceramic capacitor with X7R
dielectric or equivalent
C3 – 0.01
F SMT monolithic ceramic capacitor with X7R
dielectric or equivalent