- 您现在的位置：买卖IC网 > PDF目录296203 > IC42S81600L-6TI 4(2)M x 8(16) Bits x 4 Banks (128-MBIT) SYNCHRONOUS DYNAMIC RAM PDF资料下载
参数资料
| 型号： | IC42S81600L-6TI |
| 英文描述： | 4(2)M x 8(16) Bits x 4 Banks (128-MBIT) SYNCHRONOUS DYNAMIC RAM |
| 中文描述： | 4（2）M中的x 8（16）位× 4银行（128 - Mbit的）同步动态RAM |
| 文件页数： | 7/69页 |
| 文件大小： | 1118K |
| 代理商： | IC42S81600L-6TI |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页
IC42S81600/IC42S81600L
IC42S16800/IC42S16800L
Integrated Circuit Solution Inc.
15
DR023-0E 6/11/2004
CKE RELATED COMMAND TRUTH TABLE(1)
CKE
Current State
Operation
n-1
n
CS
RAS
CAS
WE
Address
Self-Refresh (S.R.)
INVALID, CLK (n - 1)would exit S.R.
HX
X
Self-Refresh Recovery(2)
LH
H
X
Self-Refresh Recovery(2)
LH
L
H
X
Illegal
L
H
L
H
L
X
Illegal
L
H
L
X
Maintain S.R.
LL
X
Self-Refresh Recovery
Idle After tRC
HH
H
X
Idle After tRC
HH
L
H
X
Illegal
H
L
H
L
X
Illegal
H
L
X
Begin clock suspend next cycle(5)
HL
H
X
Begin clock suspend next cycle(5)
HL
L
H
X
Illegal
H
L
H
L
X
Illegal
H
L
X
Exit clock suspend next cycle(2)
LH
X
Maintain clock suspend
LL
X
Power-Down (P.D.)
INVALID, CLK (n - 1) would exit P.D.
HX
X
—
EXIT P.D.
→ Idle(2)
LH
X
Maintain power down mode
LL
X
Both Banks Idle
Refer to operations in Operative Command Table
HH
H
X
—
Refer to operations in Operative Command Table
HH
L
H
X
—
Refer to operations in Operative Command Table
HH
L
H
X
—
Auto-Refresh
H
L
H
X
Refer to operations in Operative Command Table
H
LLLL
Op - Code
Refer to operations in Operative Command Table
HL
H
X
—
Refer to operations in Operative Command Table
HL
L
H
X
—
Refer to operations in Operative Command Table
HL
L
H
X
—
Self-Refresh(3)
H
L
LLL
H
X
Refer to operations in Operative Command Table
H
L
LLLL
Op - Code
Power-Down(3)
LX
X
Any state
Refer to operations in Operative Command Table
HH
X
other than
Begin clock suspend next cycle(4)
HL
X
listed above
Exit clock suspend next cycle
LH
X
Maintain clock suspend
LL
X
Notes:
1. H : Hight level, L : low level, X : High or low level (Don’t care).
2. CKE Low to High transition will re-enable CLK and other inputs asynchronously. A minimum setup time must be satisfied
before any command other than EXIT.
3. Power down and Self refresh can be entered only from the both banks idle state.
4. Must be legal command as defined in Operative Command Table.
5. Illegal if tSREX is not satisfied.
相关PDF资料 |
PDF描述 |
|---|---|
| IC42S81600L-6TIG | 4(2)M x 8(16) Bits x 4 Banks (128-MBIT) SYNCHRONOUS DYNAMIC RAM |
| IC42S81600L-7T | 4(2)M x 8(16) Bits x 4 Banks (128-MBIT) SYNCHRONOUS DYNAMIC RAM |
| IC42S81600L-7TG | 4(2)M x 8(16) Bits x 4 Banks (128-MBIT) SYNCHRONOUS DYNAMIC RAM |
| IC42S81600L-7TI | 4(2)M x 8(16) Bits x 4 Banks (128-MBIT) SYNCHRONOUS DYNAMIC RAM |
| IC42S81600L-8T | 4(2)M x 8(16) Bits x 4 Banks (128-MBIT) SYNCHRONOUS DYNAMIC RAM |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IC42S81600L-6TI(G) | 制造商:ICSI 制造商全称:Integrated Circuit Solution Inc 功能描述:4(2)M x 8(16) Bits x 4 Banks (128-MBIT) SYNCHRONOUS DYNAMIC RAM |
| IC42S81600L-6TIG | 制造商:ICSI 制造商全称:Integrated Circuit Solution Inc 功能描述:4(2)M x 8(16) Bits x 4 Banks (128-MBIT) SYNCHRONOUS DYNAMIC RAM |
| IC42S81600L-7T | 制造商:ICSI 制造商全称:Integrated Circuit Solution Inc 功能描述:4(2)M x 8(16) Bits x 4 Banks (128-MBIT) SYNCHRONOUS DYNAMIC RAM |
| IC42S81600L-7T(G) | 制造商:ICSI 制造商全称:Integrated Circuit Solution Inc 功能描述:4(2)M x 8(16) Bits x 4 Banks (128-MBIT) SYNCHRONOUS DYNAMIC RAM |
| IC42S81600L-7TG | 制造商:ICSI 制造商全称:Integrated Circuit Solution Inc 功能描述:4(2)M x 8(16) Bits x 4 Banks (128-MBIT) SYNCHRONOUS DYNAMIC RAM |
发布紧急采购，3分钟左右您将得到回复。