- 您现在的位置：买卖IC网 > PDF目录136444 > ICS2494AN-XXX 135 MHz, VIDEO CLOCK GENERATOR, PDIP20 PDF资料下载
参数资料
| 型号： | ICS2494AN-XXX |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 135 MHz, VIDEO CLOCK GENERATOR, PDIP20 |
| 封装： | PLASTIC, DIP-20 |
| 文件页数： | 2/7页 |
| 文件大小： | 426K |
| 代理商： | ICS2494AN-XXX |
Circuit and Application Options
The ICS2494/94A will typically derive its frequency reference
from a series-resonant crystal connected between pins 1 and 2.
Where a high quality reference signal is available, such as in
an application where the graphics subsystem is resident on the
motherboard, this reference may directly replace the crystal.
This signal should be coupled to pin 1. If the reference signal
amplitude is less than 3.5 volts, a .047 microfarad capacitor
should be used to couple the reference signal into XTAL1. Pin
2 must be left open.
Power Supply Conditioning
The ICS2494/94A is a member of the second generation of dot
clock products. By incorporating the loop filter on chip and
upgrading the VCO, the ease of application has been substan-
tially improved over earlier products. If a stable and noise-free
power supply is available, no external components are re-
quired. However, in most applications it is judicious to decou-
ple the power supply as shown in Figures 1 or 2. Figure 1 is the
normal configuration for 5 volt only applications. Which of the
two provides superior performance depends on the noise con-
tent of the power supplies. In general, the configuration of
Figure 1 is satisfactory. Figure 2 is the more conventional if a
12 volt analog supply is available, although the improved
performance comes at a cost of an extra component. The cost
of the discretes used in Figure 2, however, are less than the cost
of Figure 1’s discrete components.
The number and differentiation of the analog and digital supply
pins are intended for maximum performance products. In most
applications, all VDDs may be tied together. The function of
the multiple pins is to allow the user to realize the maximum
performance from the silicon with a minimum degradation due
to the package and PCB. At the frequencies of interest, the
effects of the inductance of the bond wires and package lead
frame are non-trivial. By using the multiple pins, ICS mini-
mized the effect of packaging and minimized the interaction of
the digital and analog supply currents.
Figure 1
ICS2494A
ICS2494
ICS2494A
2
相关PDF资料 |
PDF描述 |
|---|---|
| ICS9250YF-23 | 166.67 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| ICS9250YF-PPP-T | 149.69 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| IBM25PPC750L-FB0A400W | 32-BIT, 400 MHz, RISC PROCESSOR, CBGA360 |
| IBM25PPC750L-FB0A466W | 32-BIT, 466 MHz, RISC PROCESSOR, CBGA360 |
| IBM25PPC750GXEAR5H43T | 32-BIT, 933 MHz, RISC PROCESSOR, CBGA292 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS2494M-236 | 制造商:ICS 功能描述: |
| ICS2494M236TA | 制造商:ICS 功能描述:* |
| ICS2494M274TB | 制造商:ICS 功能描述:* |
| ICS2494M-XXX | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Peripheral IC |
| ICS2494N-XXX | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Peripheral IC |
发布紧急采购，3分钟左右您将得到回复。