- 您现在的位置：买卖IC网 > PDF目录61067 > ICS251PMLFT (INTEGRATED DEVICE TECHNOLOGY INC) 200 MHz, OTHER CLOCK GENERATOR, PDSO8 PDF资料下载
参数资料
| 型号： | ICS251PMLFT |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 200 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| 封装： | 0.150 INCH, ROHS COMPLIANT, SOIC-8 |
| 文件页数： | 4/10页 |
| 文件大小： | 216K |
| 代理商： | ICS251PMLFT |
ICS251
FIELD PROGRAMMABLE SS VERSACLOCK SYNTHESIZER
EPROM CLOCK SYNTHESIZER
IDT / ICS FIELD PROGRAMMABLE SS VERSACLOCK SYNTHESIZER 3
ICS251
REV B 061306
the component side of the board as close to the VDD pin as
possible. No vias should be used between the decoupling
capacitor and VDD pin. The PCB trace to VDD pin should
be kept as short as possible, as should the PCB trace to the
ground via. Distance of the ferrite bead and bulk decoupling
from the device is less critical.
2) The external crystal should be mounted just next to the
device with short traces. The X1 and X2 traces should not
be routed next to each other with minimum spaces, instead
they should be separated and away from other traces.
3) To minimize EMI, the 33
series termination resistor (if
needed) should be placed close to the clock output.
4) An optimum layout is one with all components on the
same side of the board, minimizing vias through other signal
layers. Other signal traces should be routed away from the
ICS251. This includes signal traces just underneath the
device, or on layers adjacent to the ground plane layer used
by the device.
ICS251 Configuration Capabilities
The architecture of the ICS251 allows the user to easily
configure the device to a wide range of output frequencies,
for a given input reference frequency.
The frequency multiplier PLL provides a high degree of
precision. The M/N values (the multiplier/divide values
available to generate the target VCO frequency) can be set
within the range of M = 1 to 2048 and N = 1 to 1024.
The ICS251 also provides separate output divide values,
from 2 through 20, to allow the two output clock banks to
support widely differing frequency values from the same
PLL.
Each output frequency can be represented
as:
Output Drive Control
The ICS251 has two output drive settings. Low drive should
be selected when outputs are less than 100 MHz. High drive
should be selected when outputs are greater than 100 MHz.
(Consult the AC Electrical Characteristics for output rise and
fall times for each drive option.)
ICS VersaClock Software
ICS applies years of PLL optimization experience into a user
friendly software that accepts the user’s target reference
clock and output frequencies and generates the lowest jitter,
lowest power configuration, with only a press of a button.
The user does not need to have prior PLL experience or
determine the optimal VCO frequency to support multiple
output frequencies.
VersaClock software quickly evaluates accessible VCO
frequencies with available output divide values and provides
an easy to understand, bar code rating for the target output
frequencies. The user may evaluate output accuracy,
performance trade-off scenarios in seconds.
Spread Spectrum Modulation
The ICS251 utilizes frequency modulation (FM) to distribute
energy over a range of frequencies. By modulating the
output clock frequencies, the device effectively lowers
energy across a broader range of frequencies; thus,
lowering a system’s electro-magnetic interference (EMI).
The modulation rate is the time from transitioning from a
minimum frequency to a maximum frequency and then back
to the minimum.
Spread Spectrum Modulation can be applied as either
“center spread” or “down spread”. During center spread
modulation, the deviation from the target frequency is equal
in the positive and negative directions. The effective
average frequency is equal to the target frequency. In
applications where the clock is driving a component with a
maximum frequency rating, down spread should be applied.
In this case, the maximum frequency, including modulation,
is the target frequency. The effective average frequency is
less than the target frequency.
The ICS251 operates in both center spread and down
spread modes. For center spread, the frequency can be
modulated between +/- 0.125% to +/-2.0%. For down
spread, the frequency can be modulated between -0.25% to
-4.0%.
Both output frequency banks will utilize identical spread
spectrum percentage deviations and modulation rates, if a
common VCO frequency can be identified.
OutputFreq
REFFreq
OutputDivide
--------------------------------------
M
N
-----
=
相关PDF资料 |
PDF描述 |
|---|---|
| ICS252MP | 200 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| ICS252MIPLF | 200 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| ICS2694M-XXX | 135 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO24 |
| ICS2694N-XXX | 135 MHz, PROC SPECIFIC CLOCK GENERATOR, PDIP24 |
| ICS290PGI | 200 MHz, OTHER CLOCK GENERATOR, PDSO20 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS251PMT | 功能描述:IC CLK SYNTHESIZER FP SGL 8-SOIC RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:VersaClock™ 标准包装:2,000 系列:- 类型:PLL 时钟发生器 PLL:带旁路 输入:LVCMOS，LVPECL 输出:LVCMOS 电路数:1 比率 - 输入:输出:2:11 差分 - 输入:输出:是/无 频率 - 最大:240MHz 除法器/乘法器:是/无 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:32-LQFP 供应商设备封装:32-TQFP（7x7） 包装:带卷 (TR) |
| ICS252 | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:FIELD PROGRAMMABLE DUAL OUTPUT SS VERSACLOCK SYNTHESIZER |
| ICS252MI-52LF | 制造商:Integrated Device Technology Inc 功能描述:IC CLK SYNTHESIZER PLL 8SOIC 制造商:Integrated Device Technology Inc 功能描述:IC CLK SYNTHESIZER FP DUAL 8SOIC |
| ICS252MI-52LFT | 制造商:Integrated Device Technology Inc 功能描述:IC CLK SYNTHESIZER PLL 8SOIC 制造商:Integrated Device Technology Inc 功能描述:IC CLK SYNTHESIZER FP DUAL 8SOIC |
| ICS252MIP | 制造商:ICS 制造商全称:ICS 功能描述:Field Programmable Dual Output SS VersaClock Synthesizer |
发布紧急采购，3分钟左右您将得到回复。