参数资料
型号: ICS548G-06LF
元件分类: 时钟产生/分配
英文描述: 200 MHz, OTHER CLOCK GENERATOR, PDSO16
封装: 0.173 INCH, TSSOP-16
文件页数: 4/5页
文件大小: 93K
代理商: ICS548G-06LF
LOCO PLL CLOCK MULTIPLIER
MDS 548-06 B
4
Revision 080103
In tegr at ed C i rcui t S ystems 525 Ra ce S t ree t, San Jose, C A 95126 tel (408) 295 -9800
w w w. icst . com
ICS548-06
DC Electrical Characteristics
VDD=3.3 V ±10%, Ambient temperature 0 to +70
°C, unless stated otherwise
Note: 1. Using a 20MHz crystal input, outputs of 100MHz and 50MHz.
AC Electrical Characteristics
VDD = 3.3V ±10%, Ambient Temperature 0 to +70
° C, unless stated otherwise
Note:1. The phase relationship between input and output clocks can change at power up. For a fixed phase
relationship, see the ICS570 or the ICS527.
Parameter
Symbol
Conditions
Min.
Typ.
Max.
Units
Operating Voltage
VDD
3.0
5.5
V
Input High Voltage, ICLK only
VIH
Pin 1
(VDD/2)+1
VDD/2
5.5
V
Input Low Voltage, ICLK only
VIL
Pin 1
VDD/2
(VDD/2)-1
V
Input High Voltage, S0, S1
VIH
VDD-0.5
V
Input Low Voltage, S0, S1
VIL
0.5
V
Output High Voltage
VOH
IOH = -8 mA
VDD-0.4
V
Output High Voltage
VOH
IOH = -25 mA
2.4
V
Output Low Voltage
VOL
IOL = 20 mA
0.4
V
Short Circuit Current
IOS
Each output
±70
mA
Operating Supply Current
IDD
Note 1
11
mA
Input Capacitacnce, S1, S0
CIN
5pF
Parameter
Symbol
Conditions
Min.
Typ.
Max.
Units
Input Frequency, crystal input
5
27
MHz
Input Frequency, clock input
2
50
MHz
Output Frequency, VDD=5V
14
200
MHz
Output Frequency, VDD=3.3V
14
160
MHz
Output Rise Time
tOR
0.8 to 2.0 V, CL=15 pF
600
ps
Output Fall Time
tOF
2.0 to 0.8 V, CL=15 pF
600
ps
Output clock duty cycle
at VDD/2
45
49 to 51
55
%
Absolute Clock Period Jitter
Deviation from mean
±150
ps
One Sigma Clock Period Jitter
75
ps
Skew
CLK1 to CLK2
-250
250
ps
相关PDF资料
PDF描述
ICS548M-03LFT 548 SERIES, PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PDSO16
ICS551MLNT 551 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8
ICS551MT 551 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8
ICS552G-02I 552 SERIES, LOW SKEW CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
ICS552G-02LF 552 SERIES, LOW SKEW CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
相关代理商/技术参数
参数描述
ICS548M03 制造商:ICS 功能描述:New
ICS548M-03 制造商:ICS 制造商全称:ICS 功能描述:Low Skew Clock Inverter and Divider
ICS548M-03T 制造商:ICS 制造商全称:ICS 功能描述:Low Skew Clock Inverter and Divider
ICS551 制造商:ICS 制造商全称:ICS 功能描述:1 to 4 Clock Buffer
ICS551M 功能描述:IC CLK BUFFER 1:4 160MHZ 8-SOIC RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟缓冲器,驱动器 系列:ClockBlocks™ 标准包装:1 系列:HiPerClockS™ 类型:扇出缓冲器(分配),多路复用器 电路数:1 比率 - 输入:输出:2:18 差分 - 输入:输出:是/无 输入:CML,LVCMOS,LVPECL,LVTTL,SSTL 输出:LVCMOS,LVTTL 频率 - 最大:250MHz 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:32-LQFP 供应商设备封装:32-TQFP(7x7) 包装:- 其它名称:800-1923-6