- 您现在的位置：买卖IC网 > PDF目录9038 > ICS552ARI-01LFT (IDT, Integrated Device Technology Inc)IC OSC/MULT/BUFFER OCT 20-SSOP PDF资料下载
参数资料
| 型号： | ICS552ARI-01LFT |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 9/11页 |
| 文件大小： | 0K |
| 描述： | IC OSC/MULT/BUFFER OCT 20-SSOP |
| 产品培训模块： | Clock Distibution and Generation 1.0 |
| 标准包装： | 2,500 |
| 类型： | 时钟发生器，扇出配送 |
| PLL： | 是 |
| 输入： | 时钟，晶体 |
| 输出： | CMOS |
| 电路数： | 1 |
| 比率 - 输入:输出： | 1:8 |
| 差分 - 输入:输出： | 无/无 |
| 频率 - 最大： | 200MHz |
| 除法器/乘法器： | 无/是 |
| 电源电压： | 3 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-SSOP（0.154"，3.90mm 宽） |
| 供应商设备封装： | 20-QSOP |
| 包装： | 带卷 (TR) |
| 其它名称： | 552ARI-01LFT |
ICS552A-01
OSCILLATOR, MULTIPLIER, AND BUFFER WITH 8 OUTPUTS
CLOCK MULTIPLIER AND BUFFER
IDT / ICS OSCILLATOR, MULTIPLIER, AND BUFFER WITH 8 OUTPUTS 7
ICS552A-01
REV E 051310
External Components
Series Termination Resistor
Clock output traces over one inch should use series
termination. To series terminate a 50
trace (a
commonly used trace impedance), place a 33
resistor
in series with the clock line, as close to the clock output
pin as possible. The nominal impedance of the clock
output is 20
.
Decoupling Capacitors
As with any high-performance mixed-signal IC, the
ICS552A-01 must be isolated from system power
supply noise to perform optimally.
Decoupling capacitors of 0.01F must be connected
between each VDD and GND on pins 4 and 6, and 16
and 14. Other VDDs and GNDs can be connected to
these pins or directly to their respective ground planes.
Crystal Load Capacitors
The device crystal connections should include pads for
small capacitors from X1 to ground and from X2 to
ground. These capacitors are used to adjust the stray
capacitance of the board to match the nominally
required crystal load capacitance. Because load
capacitance can only be increased in this trimming
process, it is important to keep stray capacitance to a
minimum by using very short PCB traces (and no vias)
between the crystal and device. Crystal capacitors must
be connected from each of the pins X1 and X2 to
ground.
The value (in pF) of these crystal caps should equal (CL
-12 pF)*2. In this equation, CL= crystal load capacitance
in pF. Example: For a crystal with a 18 pF load
capacitance, two 12 pF capacitors should be used. For
a clock input, connect it X1/ICLK and leave X2
unconnected (floating).
PCB Layout Recommendations
For optimum device performance and lowest output
phase noise, the following guidelines should be
observed.
1) Each 0.01F decoupling capacitor should be
mounted on the component side of the board as close
to the VDD pin as possible. No vias should be used
between decoupling capacitor and VDD pin. The PCB
trace to VDD pin should be kept as short as possible, as
should the PCB trace to the ground via.
2) The external crystal should be mounted just next to
the device with short traces. The X1 and X2 traces
should not be routed next to each other with minimum
spaces, instead they should be separated and away
from other traces.
3) To minimize EMI, the 33
series termination resistor
(if needed) should be placed close to the clock output.
4) An optimum layout is one with all components on the
same side of the board, minimizing vias through other
signal layers.
相关PDF资料 |
PDF描述 |
|---|---|
| VI-J2W-MZ-F2 | CONVERTER MOD DC/DC 5.5V 25W |
| VI-J2W-MZ-F1 | CONVERTER MOD DC/DC 5.5V 25W |
| VI-J20-MZ-F3 | CONVERTER MOD DC/DC 5V 25W |
| ICS280PGLFT | IC CLK SYNTH TRPL PLL 16-TSSOP |
| VI-J20-MZ-F2 | CONVERTER MOD DC/DC 5V 25W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS552ARI-01T | 功能描述:IC OSC/MULT/BUFFER OCT 20-SSOP RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 产品变化通告:Product Discontinuation 04/May/2011 标准包装:96 系列:- 类型:时钟倍频器，零延迟缓冲器 PLL:带旁路 输入:LVTTL 输出:LVTTL 电路数:1 比率 - 输入:输出:1:8 差分 - 输入:输出:无/无 频率 - 最大:133.3MHz 除法器/乘法器:是/无 电源电压:3 V ~ 3.6 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:管件 其它名称:23S08-5HPGG |
| ICS552G-02 | 制造商:ICS 制造商全称:ICS 功能描述:LOW SKEW 2 INPUT MUX AND 1 TO 8 CLOCK BUFFER |
| ICS552G02I | 制造商:ICS 功能描述: |
| ICS552G-02I | 功能描述:IC CLOCK BUFFER MUX 2:8 16-TSSOP RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟缓冲器，驱动器 系列:ClockBlocks™ 标准包装:1 系列:HiPerClockS™ 类型:扇出缓冲器（分配），多路复用器 电路数:1 比率 - 输入:输出:2:18 差分 - 输入:输出:是/无 输入:CML，LVCMOS，LVPECL，LVTTL，SSTL 输出:LVCMOS，LVTTL 频率 - 最大:250MHz 电源电压:2.375 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:32-LQFP 供应商设备封装:32-TQFP（7x7） 包装:- 其它名称:800-1923-6 |
| ICS552G-02ILN | 功能描述:IC CLOCK BUFFER MUX 2:8 16-TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟缓冲器，驱动器 系列:ClockBlocks™ 产品培训模块:High Bandwidth Product Overview 标准包装:1,000 系列:Precision Edge® 类型:扇出缓冲器（分配） 电路数:1 比率 - 输入:输出:1:4 差分 - 输入:输出:是/是 输入:CML，LVDS，LVPECL 输出:CML 频率 - 最大:2.5GHz 电源电压:2.375 V ~ 2.625 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-VFQFN 裸露焊盘，16-MLF? 供应商设备封装:16-MLF?（3x3） 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。