参数资料
型号: ICS650R-27IT
厂商: INTEGRATED DEVICE TECHNOLOGY INC
元件分类: 时钟产生/分配
英文描述: 133.3333 MHz, OTHER CLOCK GENERATOR, PDSO20
封装: 0.150 INCH, SSOP-20
文件页数: 2/7页
文件大小: 230K
代理商: ICS650R-27IT
Networking Clock Source
MDS 650-27 D
2
Revision 070505
Integrated Circuit Systems, Inc.
525 Race Street, San Jose, CA 95126 tel (408) 297-1201 www.icst.com
ICS650-27
Pin Assignment
Pin Descriptions
13
4
12
5
11
ASC1
8
9
10
VDD
CLKC2
CLKA2
CCS
CLKB2
DC
17
16
CLKB1
3
X1/ICLK
VDD
CLKA1
18
REFOUT
1
ASC0
X2
BCS0
20
BCS1
19
14
2
7
GND
CLKC1
OE
GND
15
6
20-pin (150 mil) SSOP
Pin
Number
Pin
Name
Pin
Type
Pin Description
1
ACS0
Input
A clock select 0. Selects outputs on CLKA1 and CLKA2 per table on page 3.
2
X2
Input
Crystal connection. Connect to a fundamental crystal or leave unconnected for a clock
input.
3
X1/ICLK
Input
Crystal connection. Connect to a fundamental crystal or clock input.
4
VDD
Power
Connect to +3.3 V or 5 V. Must be the same as pin 16.
5
ACS1
Input
A clock select 1. Selects outputs on CLKA1 and CLKA2 per table on page 3. Internal
pull-up.
6
GND
Power
Connect to ground.
7
CLKC1
Output
Output Clock C1. Depends on setting of CCS per table on page 3.
8
CLKC2
Output
Output Clock C2. Depends on setting of CCS per table on page 3. Same as CLKC1.
9
CLKB2
Output
Output Clock B2. Depends on setting of BCS1, 0 per table on page 3.
10
CLKB1
Output
Output Clock B1. Depends on setting of BCS1, 0 per table on page 3.
11
CCS
Input
Clock C select pin. Selects outputs on CLKC1 and CLKC2 per table on page 3.
12
DC
-
Don’t connect. Do not connect anything to this pin.
13
CLKA2
Output
Output Clock A2. Depends on setting of ACS1, 0 per table on page 3.
14
GND
Power
Connect to ground.
15
OE
Input
Output enable. Tri-states all outputs when low. Internal pull-up.
16
VDD
Power
Connect to +3.3 V or 5 V. Must be the same as pin 4.
17
CLKA1
Output
Output Clock A1. Depends on setting of ACS1, 0 per table on page 3.
18
REFOUT
Output
Buffered reference clock output. Same frequency as crystal or clock input.
19
BCS0
Input
B clock select 0. Selects outputs on CLKB1 and CLKB2 per table on page 3.
20
BCS1
Input
B clock select 1. Selects outputs on CLKB1 and CLKB2 per table on page 3. Internal
pull-up.
ICS650-27
Networking Clock Source
TSD
IDT / ICS Networking Clock Source
ICS650-27
2
相关PDF资料
PDF描述
ICS651MIT 651 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8
ICS651MT 651 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8
ICS651MLFT 651 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8
ICS651MLF 651 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8
ICS651MI 651 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8
相关代理商/技术参数
参数描述
ICS651 制造商:ICS 制造商全称:ICS 功能描述:LOW SKEW 1 TO 4 CLOCK BUFFER
ICS65-1 制造商:Thomas & Betts 功能描述:INSULATED SERV.ENTR.SLEEVE 制造商:Thomas & Betts 功能描述:Cable Accessories Compression Splice Aluminum
ICS651-03 制造商:ICS 制造商全称:ICS 功能描述:VOIP Clock Source
ICS651B 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:LOW SKEW 1 TO 4 CLOCK BUFFER
ICS651BMLF 功能描述:IC CLK BUFFER 1:4 200MHZ 8-SOIC RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟缓冲器,驱动器 系列:ClockBlocks™ 标准包装:74 系列:- 类型:扇出缓冲器(分配) 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 输入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 输出:HCSL,LVDS 频率 - 最大:400MHz 电源电压:3 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN(5x5) 包装:管件