参数资料
型号: ICS663MILFT
厂商: IDT, Integrated Device Technology Inc
文件页数: 6/8页
文件大小: 0K
描述: IC PLL BUILDING BLOCK 8-SOIC
标准包装: 2,500
类型: 锁相环路(PLL)
PLL:
输入: CMOS
输出: CMOS
电路数: 1
比率 - 输入:输出: 1:1
差分 - 输入:输出: 无/无
频率 - 最大: 120MHz
除法器/乘法器: 是/无
电源电压: 3.13 V ~ 5.5 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 8-SOIC(0.154",3.90mm 宽)
供应商设备封装: 8-SOIC
包装: 带卷 (TR)
其它名称: 663MILFT
ICS663
PLL BUILDING BLOCK
IDT / ICS PLL BUILDING BLOCK
6
ICS663
REV E 012006
Determining the Loop Filter Values
The loop filter components consist of C1, C2, and RZ.
Calculating these values is best illustrated by an example.
Using the example in Figure 1, we can synthesize 20 MHz
from a 200 kHz input.
The phase locked loop may be approximately described by
the following equations:
Bandwidth
Damping factor,
where:
KO = VCO gain (MHz/Volt)
Icp = Charge pump current (A)
N = Total feedback divide from VCO,
including the internal VCO post divider
C1 = Loop filter capacitor (Farads)
RZ = Loop filter resistor (Ohms)
As a general rule, the bandwidth should be at least 20 times
less than the reference frequency, i.e.,
In this example, using the above equation, bandwidth
should be less than or equal to 10 kHz. By setting the
bandwith to 10kHz and using the first equation, RZ can be
determined since all other variables are known. In the
example of Figure 1, N = 200, comprising the divide by 2 on
the chip (VCO post divider) and the external divide by 100.
Therefore, the bandwidth equation becomes:
and RZ = 25 k
Choosing a damping factor of 0.7 (a minimal damping factor
than can be used to ensure fast lock time), damping factor
equation becomes:
and C1 = 1.25 nF (1.2 nF is the nearest standard value).
The capacitor C2 is used to damp transients from the
charge pump and should be approximately 1/20th the size
of C1, i.e.,
Therefore, C2 = 60 pF (56 pF nearest standard value).
To summarize, the loop filter components are:
C1 = 1.2 nf
C2 = 56 pf
Rz = 25 k
RZ KO ICP
(
)
2
π N
------------------------------------------
=
ζ
RZ
2
------
KO ICP C1
N
------------------------------------
=
BW REFIN
() 20
0,000
RZ 200 2.5
2
π 200
--------------------------------------
=
.7
25 000
,
2
-------------------
200
2.5
C
200
------------------------------------
=
C2 C1 20
相关PDF资料
PDF描述
ICS667M-01LF IC CLK SYNTHESIZER HDTV 8-SOIC
ICS670M-01ILFT IC BUFFER/MULTIPLIER ZD 16-SOIC
ICS670M-03ILFT IC BUFFER/MULTIPLIER ZD 16-SOIC
ICS670M-04ILF IC BUFFER/MULTIPLIER ZD 16-SOIC
ICS674R-01ILF IC DIVIDER USER CONFIG 28-SSOP
相关代理商/技术参数
参数描述
ICS663MIT 功能描述:IC PLL BUILDING BLOCK 8-SOIC RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 产品变化通告:Product Discontinuation 04/May/2011 标准包装:96 系列:- 类型:时钟倍频器,零延迟缓冲器 PLL:带旁路 输入:LVTTL 输出:LVTTL 电路数:1 比率 - 输入:输出:1:8 差分 - 输入:输出:无/无 频率 - 最大:133.3MHz 除法器/乘法器:是/无 电源电压:3 V ~ 3.6 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:16-TSSOP(0.173",4.40mm 宽) 供应商设备封装:16-TSSOP 包装:管件 其它名称:23S08-5HPGG
ICS663MLF 功能描述:IC PLL BUILDING BLOCK 8-SOIC RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 标准包装:1,000 系列:Precision Edge® 类型:时钟/频率合成器 PLL:无 输入:CML,PECL 输出:CML 电路数:1 比率 - 输入:输出:2:1 差分 - 输入:输出:是/是 频率 - 最大:10.7GHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-VFQFN 裸露焊盘,16-MLF? 供应商设备封装:16-MLF?(3x3) 包装:带卷 (TR) 其它名称:SY58052UMGTRSY58052UMGTR-ND
ICS663MLFT 功能描述:IC PLL BUILDING BLOCK 8-SOIC RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 标准包装:2,000 系列:- 类型:PLL 时钟发生器 PLL:带旁路 输入:LVCMOS,LVPECL 输出:LVCMOS 电路数:1 比率 - 输入:输出:2:11 差分 - 输入:输出:是/无 频率 - 最大:240MHz 除法器/乘法器:是/无 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:32-LQFP 供应商设备封装:32-TQFP(7x7) 包装:带卷 (TR)
ICS663MT 功能描述:IC PLL BUILDING BLOCK 8-SOIC RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 产品变化通告:Product Discontinuation 04/May/2011 标准包装:96 系列:- 类型:时钟倍频器,零延迟缓冲器 PLL:带旁路 输入:LVTTL 输出:LVTTL 电路数:1 比率 - 输入:输出:1:8 差分 - 输入:输出:无/无 频率 - 最大:133.3MHz 除法器/乘法器:是/无 电源电压:3 V ~ 3.6 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:16-TSSOP(0.173",4.40mm 宽) 供应商设备封装:16-TSSOP 包装:管件 其它名称:23S08-5HPGG
ICS664-01 制造商:ICS 制造商全称:ICS 功能描述:Digital Video Clock Source