- 您现在的位置：买卖IC网 > PDF目录1997 > ICS726ATLFT (IDT, Integrated Device Technology Inc)IC VCXO 3.3V 12-36MHZ 6-TSOT PDF资料下载
参数资料
| 型号： | ICS726ATLFT |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 3/7页 |
| 文件大小： | 0K |
| 描述： | IC VCXO 3.3V 12-36MHZ 6-TSOT |
| 标准包装： | 2,500 |
| 类型： | 压控晶体振荡器（VCXO） |
| PLL： | 无 |
| 输入： | 晶体 |
| 输出： | CMOS |
| 电路数： | 1 |
| 比率 - 输入:输出： | 2:1 |
| 差分 - 输入:输出： | 无/无 |
| 频率 - 最大： | 36MHz |
| 除法器/乘法器： | 无/无 |
| 电源电压： | 3.15 V ~ 3.45 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | SOT-23-6 细型，TSOT-23-6 |
| 供应商设备封装： | TSOT-23-6 |
| 包装： | 带卷 (TR) |
| 其它名称： | 726ATLFT |
ICS726A
12 TO 36 MHZ 6TSOT VCXO
VCXO
IDT 12 TO 36 MHZ 6TSOT VCXO
3
ICS726A
REV E 021312
The third overtone mode of the crystal and all spurs must be
>100 ppm distant from the 3x fundamental resonance
measured with a physical load of 8.6pF.
The external crystal must be connected as close to the chip
as possible and should be on the same side of the PCB as
the ICS726A. There should be no vias between the crystal
pins and the X1 and X2 device pins. There should be no
signal traces underneath or close to the crystal. See
application note MAN05.
Crystal Tuning Load Capacitors
The crystal traces should include pads for small fixed
capacitors, one between X1 and ground, and another
between X2 and ground. The need for these capacitors is
determined at system prototype evaluation, and is
influenced by the particular crystal used (manufacture and
frequency) and by PCB layout. The typical required
capacitor value is 1 to 4 pF.
To determine the value of the crystal capacitors:
1. Connect VDD of the ICS726A to 3.3 V. Connect pin 5of
the ICS726A to the second power supply. Adjust thevoltage
on pin 5 to 0V. Measure and record the frequency ofthe CLK
output. (f0V)
2. Adjust the voltage on pin 5 to 3.3 V. Measure and record
the frequency of the same output. (fhigh)
Errorxtal = actual initial accuracy (in ppm) of the crystal being
measured.
If the centering error is less than ±25 ppm, no adjustment is
needed. If the centering error is more than 25 ppm negative,
the PC board has excessive stray capacitance and a new
PCB layout should be considered to reduce stray
capacitance. (Alternately, the crystal may be re-specified to
a higher load capacitance. Contact IDT for details.) If the
centering error is more than 25 ppm positive, add identical
fixed centering capacitors from each crystal pin to ground.
The value for each of these caps (in pF) is given by:
= 2 x (centering error)/ (trim sensitivity)
Trim sensitivity is a parameter which can be supplied by your
crystal vendor or calculated using the following formula:
相关PDF资料 |
PDF描述 |
|---|---|
| ICS810001DK-21LFT | IC CLK GEN SYNC VCXO DL 32VFQFN |
| ICS81006AKLFT | IC VCXO TO 6 LVCMOS OUT 20VFQFPN |
| ICS810525AGILF | IC VCXO-LVCMOS/LVTTL 16-TSSOP |
| ICS813076CYILF | IC VCXO-PLL WIRELESS 64-TQFP |
| ICS813078BYILF | IC VCXO PLL WIRELESS 64TQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS726T | 制造商:ICS 制造商全称:ICS 功能描述:12 TO 36 MHZ SOT-23 VCXO |
| ICS726TLF | 制造商:ICS 制造商全称:ICS 功能描述:12 TO 36 MHZ SOT-23 VCXO |
| ICS726TLFT | 功能描述:IC VCXO 3.3V 12-36MHZ 6-TSOT RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:2,000 系列:- 类型:PLL 时钟发生器 PLL:带旁路 输入:LVCMOS，LVPECL 输出:LVCMOS 电路数:1 比率 - 输入:输出:2:11 差分 - 输入:输出:是/无 频率 - 最大:240MHz 除法器/乘法器:是/无 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:32-LQFP 供应商设备封装:32-TQFP（7x7） 包装:带卷 (TR) |
| ICS726TT | 功能描述:IC VCXO 3.3V 12-36MHZ 6-TSOT RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:2,000 系列:- 类型:PLL 时钟发生器 PLL:带旁路 输入:LVCMOS，LVPECL 输出:LVCMOS 电路数:1 比率 - 输入:输出:2:11 差分 - 输入:输出:是/无 频率 - 最大:240MHz 除法器/乘法器:是/无 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:32-LQFP 供应商设备封装:32-TQFP（7x7） 包装:带卷 (TR) |
| ICS728 | 制造商:ICS 制造商全称:ICS 功能描述:LOW COST 27 MHZ 3.3 VOLT VCXO |
发布紧急采购，3分钟左右您将得到回复。