- 您现在的位置：买卖IC网 > PDF目录67689 > ICS843003AGLF (INTEGRATED DEVICE TECHNOLOGY INC) 700 MHz, OTHER CLOCK GENERATOR, PDSO24 PDF资料下载
参数资料
| 型号： | ICS843003AGLF |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 700 MHz, OTHER CLOCK GENERATOR, PDSO24 |
| 封装： | 4.40 X 7.80 MM, 0.925 MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-24 |
| 文件页数： | 7/21页 |
| 文件大小： | 1125K |
| 代理商： | ICS843003AGLF |
ICS843003
FEMTOCLOCKS CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER
IDT / ICS LVPECL FREQUENCY SYNTHESIZER
15
ICS843003AG REV. A FEBRUARY 19, 2008
Layout Guideline
Figure 6A shows a schematic example of the ICS843003. An
example of LVEPCL termination is shown in this schematic.
Additional LVPECL termination approaches are shown in the
LVPECL Termination Application Note. In this example, an 18 pF
parallel resonant 31.25MHz crystal is used. The C1= 27pF and
C2 = 33pF are recommended for frequency accuracy. The C1 and
C2 may be slightly adjusted for optimizing frequency accuracy.
Figure 6A. ICS843003 Schematic Example
PC Board Layout Example
Figure 5B shows an example of ICS843003 P.C. board layout. The
crystal X1 footprint shown in this example allows installation of
either surface mount HC49S or through-hole HC49 package. The
footprints of other components in this example are listed in the
Table 7. There should be at least one decoupling capacitor per
power pin. The decoupling capacitors should be located as close
as possible to the power pins. The layout assumes that the board
has clean analog power ground plane.
Figure 6B. ICS843003 PC Board Layout Example
Table 7. Footprint Table
NOTE: Table 7, lists component sizes shown in this layout
example.
R7
133
C2
33pF
Set Logic
Input to
'0'
VCCA
VCCO=3.3V
R6
82.5
RD2
1K
VCC
RU2
Not Install
VDD
C8
0.1u
C3
10uF
R9
133
Zo = 50 Ohm
VDD
+
-
RU1
1K
3.3V
R2
10
VCC
X1
31.25MHz
R4
82.5
U1
ICS843003
1
2
3
4
5
6
7
8
9
10
11
12
13 14 15 16 17 18 19 20 21 22 23 24
DI
V
_S
E
LB
0
VC
O
_SE
L
MR
VC
C
O
_A
QA
0
nQA0
OE
B
OE
A
FB
_D
IV
VC
C
A
VC
C
DI
V
_S
E
LA
0
D
IV_SELA
1
VEE XT
AL_O
U
T
XT
AL_I
N
T
EST
_C
LK
XT
AL_S
EL
nQB1 QB1 nQB0 QB0 VC
C
O
_B
D
IV_SELB
1
+
-
To Logic
Input
pins
C7
0.1u
Set Logic
Input to
'1'
VC
C
O
R5
133
Zo = 50 Ohm
1 8 p F
R10
82.5
C1
27pF
VCC=3.3V
R8
82.5
R3
133
Zo = 50 Ohm
VCCO
RD1
Not Install
C4
0.01u
Logic Control Input Examples
Zo = 50 Ohm
C6
0.1u
To Logic
Input
pins
3.3V
Reference
Size
C1, C2
0402
C3
0805
C4, C5, C6, C7, C8
0603
R2
0603
相关PDF资料 |
PDF描述 |
|---|---|
| ICS843004AG-01LFT | 156.25 MHz, OTHER CLOCK GENERATOR, PDSO24 |
| ICS843004AG-02LFT | 637.5 MHz, OTHER CLOCK GENERATOR, PDSO24 |
| ICS843004AG-02LF | 680 MHz, OTHER CLOCK GENERATOR, PDSO24 |
| ICS843004AGI-01 | 170 MHz, OTHER CLOCK GENERATOR, PDSO24 |
| ICS843004AGI-04LFT | 680 MHz, OTHER CLOCK GENERATOR, PDSO24 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS843003AGLFT | 功能描述:IC SYNTHESIZER LVPECL 24-TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:HiPerClockS™, FemtoClock™ 标准包装:1,000 系列:- 类型:时钟/频率合成器，扇出分配 PLL:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 除法器/乘法器:- 电源电压:- 工作温度:- 安装类型:表面贴装 封装/外壳:56-VFQFN 裸露焊盘 供应商设备封装:56-VFQFP-EP（8x8） 包装:带卷 (TR) 其它名称:844S012AKI-01LFT |
| ICS843003AGT | 制造商:ICS 制造商全称:ICS 功能描述:FEMTOCLOCKS CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER |
| ICS843003AI01 | 制造商:ICS 制造商全称:ICS 功能描述:FEMTOCLOCKS-TM CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER |
| ICS843003I-01 | 制造商:ICS 制造商全称:ICS 功能描述:FEMTOCLOCKS-TM CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER |
| ICS843003I-09 | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:FEMTOCLOCKS? CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER |
发布紧急采购，3分钟左右您将得到回复。