ICS843004AGI-01LFT (IDT,) PDF资料下载 Datasheet(15/19 页)

您好，
买卖IC网欢迎您。
请登录
免费注册

您现在的位置：买卖IC网 > PDF目录8973 > ICS843004AGI-01LFT (IDT, Integrated Device Technology Inc)IC SYNTHESIZER LVPECL 24-TSSOP PDF资料下载

参数资料

型号：	ICS843004AGI-01LFT
厂商：	IDT, Integrated Device Technology Inc
文件页数：	15/19页
文件大小：	0K
描述：	IC SYNTHESIZER LVPECL 24-TSSOP
标准包装：	2,500
系列：	HiPerClockS™, FemtoClock™
类型：	频率合成器
PLL：	带旁路
输入：	晶体
输出：	LVPECL
电路数：	1
比率 - 输入:输出：	1:4
差分 - 输入:输出：	无/是
频率 - 最大：	170MHz
除法器/乘法器：	是/无
电源电压：	2.375 V ~ 3.465 V
工作温度：	-40°C ~ 85°C
安装类型：	表面贴装
封装/外壳：	24-TSSOP（0.173"，4.40mm 宽）
供应商设备封装：	24-TSSOP
包装：	带卷 (TR)
其它名称：	843004AGI-01LFT

第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页

ICS843004AGI-01 REVISION B MARCH 24, 2011

2011Integrated Device Technology, Inc.

ICS843004I-01 Data Sheet

FEMTOCLOCK CRYSTAL-TO-3.3V, 2.5V LVPECL FREQUENCY SYNTHESIZER

AC Electrical Characteristics

Table 5A. AC Characteristics, VCC = VCCO = 3.3V ± 5%, VEE =0V, TA = -40°C to 85°C

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is

mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium

has been reached under these conditions

NOTE 1: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential cross

points.

NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 3: Please refer to the Phase Noise Plots.

Table 5B. AC Characteristics, VCC = VCCO = 2.5V ± 5%, VEE =0V, TA = -40°C to 85°C

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is

mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium

has been reached under these conditions

NOTE 1: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential cross

points.

NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 3: Please refer to the Phase Noise Plots.

Symbol

Parameter

Test Conditions

Minimum

Typical

Maximum

Units

fOUT

Output Frequency Range

F_SEL[1:0] = 00

140

170

MHz

F_SEL[1:0] = 01

112

136

MHz

F_SEL[1:0] = 10

MHz

tsk(o)

Output Skew; NOTE 1, 2

tjit()

RMS Phase Jitter, (Random);

NOTE 3

156.25MHz, (1.875MHz – 20MHz)

0.54

125MHz, (1.875MHz – 20MHz)

0.58

62.5MHz, (637kHz – 10MHz)

0.70

tR / tF

Output Rise/Fall Time

20% to 80%

300

600

odc

Output Duty Cycle