- 您现在的位置：买卖IC网 > PDF目录67691 > ICS84326AMLF 150 MHz, OTHER CLOCK GENERATOR, PDSO24 PDF资料下载
参数资料
| 型号： | ICS84326AMLF |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 150 MHz, OTHER CLOCK GENERATOR, PDSO24 |
| 封装： | 7.50 X 15.33 MM, 2.30 MM HEIGHT, MS-013, MO-119, SOIC-24 |
| 文件页数： | 2/15页 |
| 文件大小： | 171K |
| 代理商： | ICS84326AMLF |
84326AM
www.icst.com/products/hiperclocks.html
REV. A MARCH 10, 2003
10
Integrated
Circuit
Systems, Inc.
ICS84326
CRYSTAL-TO-3.3V LVPECL
SERIAL ATTACHED SCSI CLOCK SYNTHESIZER/FANOUT BUFFER
PRELIMINARY
ICS84326
R7
VIA
C1
VCC
GND
C11
C2
C16
U1
C5
Pin1
X1
C6
50 Ohm Traces
C3
Signals
FIGURE 5B. ICS84326 P.C. BOARD LAYOUT EXAMPLE
The following component footprints are used in this layout
example:
All the resistors and capacitors are size 0603.
POWER AND GROUNDING
Place the decoupling capacitors C5, C6 and C3, as close as
possible to the power pins. If space allows, placement of the
decoupling capacitor on the component side is preferred. This
can reduce unwanted inductance between the decoupling ca-
pacitor and the power pin caused by the via.
Maximize the power and ground pad sizes and number of vias
capacitors. This can reduce the inductance between the power
and ground planes and the component power and ground pins.
The RC filter consisting of R7, C11, and C16 should be placed
as close to the V
CCA pin as possible.
CLOCK TRACES AND TERMINATION
Poor signal integrity can degrade the system performance or
cause system failure. In synchronous high-speed digital systems,
the clock signal is less tolerant to poor signal integrity than other
signals. Any ringing on the rising or falling edge or excessive ring
back can cause system failure. The shape of the trace and the
trace delay might be restricted by the available space on the board
and the component location. While routing the traces, the clock
signal traces should be routed first and should be locked prior to
routing other signal traces.
The differential 50
output traces should have the
same length.
Avoid sharp angles on the clock trace. Sharp angle
turns cause the characteristic impedance to change on
the transmission lines.
Keep the clock traces on the same layer. Whenever pos-
sible, avoid placing vias on the clock traces. Placement
of vias on the traces can affect the trace characteristic
impedance and hence degrade signal integrity.
To prevent cross talk, avoid routing other signal traces in
parallel with the clock traces. If running parallel traces is
unavoidable, allow a separation of at least three trace
widths between the differential clock trace and the other
signal trace.
Make sure no other signal traces are routed between the
clock trace pair.
The matching termination resistors should be located as
close to the receiver input pins as possible.
CRYSTAL
The crystal X1 should be located as close as possible to the pins
20 (XTAL1) and 19 (XTAL2). The trace length between the X1
and U1 should be kept to a minimum to avoid unwanted parasitic
inductance and capacitance. Other signal traces should not be
routed near the crystal traces.
相关PDF资料 |
PDF描述 |
|---|---|
| ICS84327AM | 625 MHz, OTHER CLOCK GENERATOR, PDSO24 |
| ICS84329AVLF | 700 MHz, OTHER CLOCK GENERATOR, PQCC28 |
| ICS84329AVT | 700 MHz, OTHER CLOCK GENERATOR, PQCC28 |
| ICS84329AYT | 700 MHz, OTHER CLOCK GENERATOR, PQFP32 |
| ICS84329AVLFT | 700 MHz, OTHER CLOCK GENERATOR, PQCC28 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS84326AMT | 制造商:ICS 制造商全称:ICS 功能描述:CRYSTAL-TO-3.3V LVPECL SERIAL ATTACHED SCSI CLOCK SYNTHESIZER/FANOUT BUFFER |
| ICS84327 | 制造商:ICS 制造商全称:ICS 功能描述:CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER W/INTEGRATED FANOUT BUFFER |
| ICS84327AM | 制造商:ICS 制造商全称:ICS 功能描述:CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER W/INTEGRATED FANOUT BUFFER |
| ICS84327AMLF | 功能描述:IC SYNTHESIZER LVPECL 24SOIC RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:HiPerClockS™ 标准包装:1,500 系列:- 类型:时钟缓冲器/驱动器 PLL:是 主要目的:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 电源电压:3.3V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SSOP（0.209"，5.30mm 宽） 供应商设备封装:28-SSOP 包装:带卷 (TR) 其它名称:93786AFT |
| ICS84327AMLFT | 功能描述:IC SYNTHESIZER LVPECL 24SOIC RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:HiPerClockS™ 标准包装:1,500 系列:- 类型:时钟缓冲器/驱动器 PLL:是 主要目的:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 电源电压:3.3V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SSOP（0.209"，5.30mm 宽） 供应商设备封装:28-SSOP 包装:带卷 (TR) 其它名称:93786AFT |
发布紧急采购，3分钟左右您将得到回复。