参数资料
型号: ICS854057AGLFT
厂商: INTEGRATED DEVICE TECHNOLOGY INC
元件分类: 时钟及定时
英文描述: 854057 SERIES, LOW SKEW CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20
封装: 4.40 X 6.50 MM, 0.925 MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-20
文件页数: 13/13页
文件大小: 256K
代理商: ICS854057AGLFT
854057AG
www.icst.com/products/hiperclocks.html
REV. A JULY 18, 2005
9
Integrated
Circuit
Systems, Inc.
ICS854057
4:1 OR 2:1 LVDS CLOCK MULTIPLEXER
WITH
INTERNAL INPUT TERMINATION
LVPECL INPUT WITH BUILT-IN 50
Ω
Ω TERMINATIONS INTERFACE
The PCLK /nPCLK with built-in 50
Ω terminations accepts
LVDS, LVPECL, LVHSTL, CML, SSTL and other differential
signals. Both VSWING and VOH must meet the V
PP and VCMR
input requirements.
Figures 3A to 3E show interface
examples for the HiPerClockS PCLK/nPLCK input with built-in
50
Ω terminations driven by the most common driver types.The
input interfaces suggested here are examples only. If the driver
is from another vendor, use their termination recommendation.
Please consult with the vendor of the driver component to
confirm the driver termination requirements.
FIGURE 3A. HIPERCLOCKS PCLK/nPCLK INPUT WITH
BUILT-IN 50
Ω
Ω DRIVEN BY AN LVDS DRIVER
FIGURE 3B. HIPERCLOCKS PCLK/nPCLK INPUT WITH
BUILT-IN 50
Ω
Ω DRIVEN BY AN LVPECL DRIVER
IN
nIN
VT
2.5V
LVDS
3.3V or 2.5V
Zo = 50 Ohm
Receiver
With
Built-In
50 Ohm
Zo = 50 Ohm
Receiver
With
Built-In
50 Ohm
Zo = 50 Ohm
IN
nIN
VT
2.5V
R1
18
2.5V LVPECL
FIGURE 3E. HIPERCLOCKS PCLK/nPCLK INPUT WITH
BUILT-IN 50
Ω
Ω DRIVEN BY AN SSTL DRIVER
FIGURE 3C. HIPERCLOCKS PCLK/nPCLK INPUT WITH
BUILT-IN 50
Ω
Ω DRIVEN BY AN OPEN COLLECTOR
CML DRIVER
FIGURE 3D. HIPERCLOCKS PCLK/nPCLK INPUT WITH
BUILT-IN 50
Ω
Ω DRIVEN BY A CML DRIVER
WITH
BUILT-IN 50
Ω
Ω PULLUP
Zo = 50 Ohm
2.5V
Zo = 50 Ohm
IN
nIN
VT
Receiver
With
Built-In
50 Ohm
2.5V
CML - Open Collector
IN
nIN
VT
Receiver
With
Built-In
50 Ohm
2.5V
Zo = 50 Ohm
CML - Built-in 50 Ohm Pull-up
2.5V
SSTL
R1
25
R2
25
IN
VT
nIN
Receiver With Built-In 50
Ω
Zo = 50 Ohm
相关PDF资料
PDF描述
ICS854057AGLF 854057 SERIES, LOW SKEW CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20
ICS854058AGT 8 LINE TO 1 LINE MULTIPLEXER, COMPLEMENTARY OUTPUT, PDSO24
ICS854058AGLF 8 LINE TO 1 LINE MULTIPLEXER, COMPLEMENTARY OUTPUT, PDSO24
ICS854058AGT 8 LINE TO 1 LINE MULTIPLEXER, COMPLEMENTARY OUTPUT, PDSO24
ICS85408AGLF LOW SKEW CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24
相关代理商/技术参数
参数描述
ICS854058AGLF 功能描述:IC CLOCK MUX 8:1 2.5GHZ 24-TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟缓冲器,驱动器 系列:HiPerClockS™ 标准包装:74 系列:- 类型:扇出缓冲器(分配) 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 输入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 输出:HCSL,LVDS 频率 - 最大:400MHz 电源电压:3 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN(5x5) 包装:管件
ICS854058AGLFT 功能描述:IC CLOCK MUX 8:1 2.5GHZ 24-TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟缓冲器,驱动器 系列:HiPerClockS™ 标准包装:74 系列:- 类型:扇出缓冲器(分配) 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 输入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 输出:HCSL,LVDS 频率 - 最大:400MHz 电源电压:3 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN(5x5) 包装:管件
ICS85408BGILF 功能描述:IC CLK BUFFER 1:8 700MHZ 24TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟缓冲器,驱动器 系列:HiPerClockS™ 产品培训模块:High Bandwidth Product Overview 标准包装:1,000 系列:Precision Edge® 类型:扇出缓冲器(分配) 电路数:1 比率 - 输入:输出:1:4 差分 - 输入:输出:是/是 输入:CML,LVDS,LVPECL 输出:CML 频率 - 最大:2.5GHz 电源电压:2.375 V ~ 2.625 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-VFQFN 裸露焊盘,16-MLF? 供应商设备封装:16-MLF?(3x3) 包装:带卷 (TR)
ICS85408BGILFT 功能描述:IC CLK BUFF 1:8 700MHZ 24-TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟缓冲器,驱动器 系列:HiPerClockS™ 标准包装:74 系列:- 类型:扇出缓冲器(分配) 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 输入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 输出:HCSL,LVDS 频率 - 最大:400MHz 电源电压:3 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN(5x5) 包装:管件
ICS85408BGLF 功能描述:IC CLK BUFF 1:8 700MHZ 24-TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟缓冲器,驱动器 系列:HiPerClockS™ 标准包装:74 系列:- 类型:扇出缓冲器(分配) 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 输入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 输出:HCSL,LVDS 频率 - 最大:400MHz 电源电压:3 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN(5x5) 包装:管件