- 您现在的位置：买卖IC网 > PDF目录67699 > ICS87002AG-02LF 87002 SERIES, PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20 PDF资料下载
参数资料
| 型号： | ICS87002AG-02LF |
| 元件分类： | 时钟及定时 |
| 英文描述： | 87002 SERIES, PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20 |
| 封装： | 6.50 X 4.40 MM, 0.92 MM HEIGHT, ROHS COMPLIANT, PLASTIC, MO-153, TSS0P20 |
| 文件页数： | 1/13页 |
| 文件大小： | 385K |
| 代理商： | ICS87002AG-02LF |
87002AG-02
www.icst.com/products/hiperclocks.html
REV. A OCTOBER 5, 2005
1
Integrated
Circuit
Systems, Inc.
ICS87002-02
1:2, DIFFERENTIAL-TO-LVCMOS/LVTTL
ZERO DELAY CLOCK GENERATOR
GENERAL DESCRIPTION
The ICS87002-02 is a highly versatile 1:2
Differential-to-LVCMOS/LVTTL Clock Gen-
erator and a member of the HiPerClock S
family of High Performance Clock Solutions
from ICS. The ICS87002-02 has a differen-
tial clock input. The CLK, nCLK pair can accept most
standard differential input levels. Internal bias on the
nCLK input allows the CLK
input to accept LVCMOS/
LVTTL. The ICS87002-02 has a fully integrated PLL
and can be configured as zero delay buffer, multiplier
or divider and has an input and output frequency range
of 15.625MHz to 250MHz. The reference divider, feed-
back divider and output divider are each programmable,
thereby allowing for the following output-to-input fre-
quency ratios: 8:1, 4:1, 2:1, 1:1, 1:2, 1:4, 1:8. The exter-
nal feedback allows the device to achieve “zero delay”
between the input clock and the output clocks. The
PLL_SEL pin can be used to bypass the PLL for system
test and debug purposes. In bypass mode, the refer-
ence clock is routed around the PLL and into the
internal output dividers.
FEATURES
Two LVCMOS/LVTTL outputs, 7
Ω typical output impedance
CLK, nCLK pair can accept the following differential
input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL
Internal bias on nCLK to support LVCMOS/LVTTL levels on
CLK input
Output frequency range: 15.625MHz to 250MHz
Input frequency range: 15.625MHz to 250MHz
VCO range: 250MHz to 500MHz
External feedback for “zero delay” clock regeneration
with configurable frequencies
Programmable dividers allow for the following output-to-input
frequency ratios: 8:1, 4:1, 2:1, 1:1, 1:2, 1:4, 1:8
Fully integrated PLL
Cycle-to-cycle jitter: 45ps (maximum)
Output skew: 35ps (maximum)
Static phase offset: -10ps ± 150ps (3.3V ± 5%)
Full 3.3V or 2.5V operating supply
5V tolerant inputs
Industrial temperature information available upon request
Availabe in both standard and lead-free RoHS-compliant
packages
HiPerClockS
ICS
BLOCK DIAGRAM
PIN ASSIGNMENT
PLL_SEL
CLK
nCLK
FB_IN
SEL0
SEL1
SEL2
SEL3
MR
Q0
Q1
GND
Q0
VDDo
SEL0
SEL1
SEL2
SEL3
VDD
CLK
nCLK
ICS87002-02
20-Lead TSSOP
6.50mm x 4.40mm x 0.92 package body
G Package
Top View
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
VDDO
Q1
GND
VDDO
nc
MR
FB_IN
PLL_SEL
VDDA
GND
0
1
PLL
8:1, 4:1, 2:1, 1:1,
1:2, 1:4, 1:8
÷2, ÷4, ÷8, ÷16
÷32, ÷64, ÷128
相关PDF资料 |
PDF描述 |
|---|---|
| ICS87004AGILF | 87004 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24 |
| ICS87004AGI | 87004 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24 |
| ICS87004AGILF | 87004 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24 |
| ICS87004AGLFT | 87004 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24 |
| ICS87004AGT | 87004 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS87002AG-02LFT | 功能描述:IC CLOCK GEN ZD 1:2 20-TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:HiPerClockS™ 标准包装:1,000 系列:- 类型:时钟/频率合成器，扇出分配 PLL:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 除法器/乘法器:- 电源电压:- 工作温度:- 安装类型:表面贴装 封装/外壳:56-VFQFN 裸露焊盘 供应商设备封装:56-VFQFP-EP（8x8） 包装:带卷 (TR) 其它名称:844S012AKI-01LFT |
| ICS87004AGILF | 功能描述:IC CLOCK GEN ZD 1:4 24-TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:HiPerClockS™ 标准包装:1,000 系列:- 类型:时钟/频率合成器，扇出分配 PLL:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 除法器/乘法器:- 电源电压:- 工作温度:- 安装类型:表面贴装 封装/外壳:56-VFQFN 裸露焊盘 供应商设备封装:56-VFQFP-EP（8x8） 包装:带卷 (TR) 其它名称:844S012AKI-01LFT |
| ICS87004AGILFT | 功能描述:IC CLOCK GEN ZD 1:4 24-TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:HiPerClockS™ 标准包装:1,000 系列:- 类型:时钟/频率合成器，扇出分配 PLL:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 除法器/乘法器:- 电源电压:- 工作温度:- 安装类型:表面贴装 封装/外壳:56-VFQFN 裸露焊盘 供应商设备封装:56-VFQFP-EP（8x8） 包装:带卷 (TR) 其它名称:844S012AKI-01LFT |
| ICS87004AGLF | 功能描述:IC CLK GENERATOR ZD 1:4 24-TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:HiPerClockS™ 标准包装:1,000 系列:Precision Edge® 类型:时钟/频率合成器 PLL:无 输入:CML，PECL 输出:CML 电路数:1 比率 - 输入:输出:2:1 差分 - 输入:输出:是/是 频率 - 最大:10.7GHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-VFQFN 裸露焊盘，16-MLF? 供应商设备封装:16-MLF?（3x3） 包装:带卷 (TR) 其它名称:SY58052UMGTRSY58052UMGTR-ND |
| ICS87004AGLFT | 功能描述:IC CLOCK GEN ZD 1:4 24-TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:HiPerClockS™ 标准包装:1,000 系列:- 类型:时钟/频率合成器，扇出分配 PLL:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 除法器/乘法器:- 电源电压:- 工作温度:- 安装类型:表面贴装 封装/外壳:56-VFQFN 裸露焊盘 供应商设备封装:56-VFQFP-EP（8x8） 包装:带卷 (TR) 其它名称:844S012AKI-01LFT |
发布紧急采购，3分钟左右您将得到回复。