- 您现在的位置：买卖IC网 > PDF目录8972 > ICS870919BVI-01LFT (IDT, Integrated Device Technology Inc)IC CLK GENERATOR LVCMOS 28PLCC PDF资料下载
参数资料
| 型号： | ICS870919BVI-01LFT |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 2/16页 |
| 文件大小： | 0K |
| 描述： | IC CLK GENERATOR LVCMOS 28PLCC |
| 标准包装： | 500 |
| 系列： | HiPerClockS™ |
| 类型： | 时钟发生器 |
| PLL： | 带旁路 |
| 输入： | LVCMOS，LVTTL |
| 输出： | LVCMOS，LVTTL |
| 电路数： | 1 |
| 比率 - 输入:输出： | 2:8 |
| 差分 - 输入:输出： | 无/无 |
| 频率 - 最大： | 160MHz |
| 除法器/乘法器： | 是/是 |
| 电源电压： | 3 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-LCC（J 形引线） |
| 供应商设备封装： | 28-PLCC（11.5x11.5） |
| 包装： | 带卷 (TR) |
ICS870919BVI-01 REVISION C JANUARY 6, 2012
10
2012 Integrated Device Technology, Inc.
ICS870919I-01 Data Sheet
LVCMOS CLOCK GENERATOR
Schematic Layout
Figure 1 shows an example of 870919I-01 application schematic. In
this example, the device is operated at VDD=AVDD=3.3V. As with
any high speed analog circuitry, the power supply pins are vulnerable
to random noise. To achieve optimum jitter performance, power
supply isolation is required. The 870919I-01 provides separate
power supplies to isolate any high switching noise from coupling into
the internal PLL.
In order to achieve the best possible filtering, it is recommended that
the placement of the filter components be on the device side of the
PCB as close to the power pins as possible. If space is limited, the
0.1Fcapacitor in each power pin filter should be placed on the
device side. The other components can be on the opposite side of the
PCB. Power supply filter recommendations are a general guideline
to be used for reducing external noise from coupling into the devices.
The filter performance is designed for a wide range of noise
frequencies. This low-pass filter starts to attenuate noise at
approximately 10 kHz. If a specific frequency noise component is
known, such as switching power supplies frequencies, it is
recommended that component values be adjusted and if required,
additional filtering be added. Additionally, good general design
practices for power plane voltage stability suggests adding bulk
capacitance in the local area of all devices.
The schematic example focuses on functional connections and is not
configuration specific. Refer to the pin description and functional
tables in the datasheet to ensure that the logic control inputs are
properly set.
Figure 1. 870919I-01 Application Schematic
C8
10uF
SYNC0
Set Logic
Input to
'0'
To Log ic
Inpu t
pins
Q2
R3
43
U1
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
28
27
26
25
GND
nQ5
VDD
OE/nRST
FEEDBACK
REF_SEL
SYNC0
AVDD
nPE
AGND
SYNC1
FREQ_SEL
GND
Q0
VDD
Q1
GND
PLL_EN
LOCK
GND
Q2
VDD
Q3
GND
Q4
VDD
2XQ
Q/ 2
Q0
AGND
C6
0.1uF
PLL_EN
R5
39
Zo = 50
VDD
RU2
Not Install
Q3
VDD
REF_SEL
Zo = 50 Ohm
V DD= 3.3V
2XQ
nQ5
Q0
QE/nRST
C5
0.1uF
R6
0
VDD
Receiver
Zo = 50
3.3V
AVDD
Unused output can be left floating. There
should no trace attached to unused output.
Device characterized with all outputs
terminated.
R4
39
Ro ~ 7 O hm
Q1
Driver_LVCMOS
LOCK
C2
0.1uF
RD2
1K
VDD
Q/2
2XQ
C7
0.1uF
To Lo gic
Inp ut
pin s
Set Logic
Input to
'1'
muRata, BLM18BB221SN1
FB1
1
2
C4
0.1uF
VDD
Receiver
VDD
C3
0.1uF
nPE
VDD
RD1
Not I nst all
FEEDBACK
R1
1-2
R2
35
SYNC1
RU1
1K
Q1
C1
10uF
FREQ_SEL
Logic Control Input Examples
相关PDF资料 |
PDF描述 |
|---|---|
| VE-JTZ-MZ-F1 | CONVERTER MOD DC/DC 2V 10W |
| ICS8430AYI-61LFT | IC SYNTHESIZER LVPECL 32-LQFP |
| VE-B63-MV-F3 | CONVERTER MOD DC/DC 24V 150W |
| VI-J03-MZ-F4 | CONVERTER MOD DC/DC 24V 25W |
| VI-J03-MZ-F3 | CONVERTER MOD DC/DC 24V 25W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS870919BVILF | 功能描述:IC CLK GENERATOR LVCMOS 28PLCC RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:HiPerClockS™, FemtoClock™ 标准包装:27 系列:Precision Edge® 类型:频率合成器 PLL:是 输入:PECL，晶体 输出:PECL 电路数:1 比率 - 输入:输出:1:1 差分 - 输入:输出:无/是 频率 - 最大:800MHz 除法器/乘法器:是/无 电源电压:3.135 V ~ 5.25 V 工作温度:0°C ~ 85°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC 包装:管件 |
| ICS870919BVILFT | 功能描述:IC CLK GENERATOR LVCMOS 28PLCC RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:HiPerClockS™, FemtoClock™ 标准包装:1,000 系列:- 类型:时钟/频率合成器，扇出分配 PLL:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 除法器/乘法器:- 电源电压:- 工作温度:- 安装类型:表面贴装 封装/外壳:56-VFQFN 裸露焊盘 供应商设备封装:56-VFQFP-EP（8x8） 包装:带卷 (TR) 其它名称:844S012AKI-01LFT |
| ICS870931ARI-01 | 制造商:Integrated Device Technology Inc 功能描述:IC CLK GENERATOR LVCMOS 20QSOP |
| ICS870931ARI-01LF | 功能描述:IC CLK GENERATOR LVCMOS 20QSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:HiPerClockS™ 标准包装:1,000 系列:- 类型:时钟/频率合成器，扇出分配 PLL:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 除法器/乘法器:- 电源电压:- 工作温度:- 安装类型:表面贴装 封装/外壳:56-VFQFN 裸露焊盘 供应商设备封装:56-VFQFP-EP（8x8） 包装:带卷 (TR) 其它名称:844S012AKI-01LFT |
| ICS870931ARI-01LFT | 功能描述:IC CLK GENERATOR LVCMOS 20QSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:HiPerClockS™ 标准包装:1,000 系列:- 类型:时钟/频率合成器，扇出分配 PLL:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 除法器/乘法器:- 电源电压:- 工作温度:- 安装类型:表面贴装 封装/外壳:56-VFQFN 裸露焊盘 供应商设备封装:56-VFQFP-EP（8x8） 包装:带卷 (TR) 其它名称:844S012AKI-01LFT |
发布紧急采购，3分钟左右您将得到回复。