- 您现在的位置：买卖IC网 > PDF目录65534 > ICS9158-05M 66.7 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO24 PDF资料下载
参数资料
| 型号： | ICS9158-05M |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 66.7 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO24 |
| 封装： | SOIC-24 |
| 文件页数： | 2/7页 |
| 文件大小： | 174K |
| 代理商： | ICS9158-05M |
2
ICS9158-05
Advanced Information
Pin Configuration
Pin Descriptions for ICS9158-05
24-Pin SOIC
* Input pin has internal pull-up to VDD.
Functionality
VDD = +5V±10%, TA=0°C to 70°C unless otherwise stated
PD# forces all outputs low and powers-down the oscillator and PLL
circuitry, minimizing power consumption. In order to ensure glitch-free start
and stop of the CPU and BUS clocks, PD# should be asserted after the
CPU and BUS clocks have stopped, and be deasserted 10ms (maximum
PLL lock time) prior to starting the clocks.
OE
PD#
FLOPPY (MHz)
KEYBD (MHz)
1
24
12
1
0
Low
0
X
Tristate
PIN NUMBER
PIN NAME
TYPE
DESCRIPTION
1
REFCLK
OUT
14.318 clock output.
2
X2
OUT
Crystal connection, which includes output crystal load capacitance.
3X1
IN
Crystal connection, which includes crystal load capacitance and feedback bias
for a nominal 14.31818 MHz parallel-resonance 12pF crystal.
4
VDD
PWR
Digital POWER SUPPLY.
5
GND
PWR
Digital GROUND.
6
KEYBD
OUT
12 MHz keyboard clock output.
7
FLOPPY
OUT
24 MHz floppy disk clock output.
8
BUS0
OUT
BUS clock output.
9
AGND
PWR
ANALOG GROUND.
10
OE
IN
OUTPUT ENABLE. Tristates all outputs when low.*
11
BUS1
OUT
BUS clock output.
12
GND
PWR
Digital GROUND.
13
CPU0
OUT
CPU clock output.
14
CPU1
OUT
CPU clock output.
15
PD#
IN
Power-down input shuts off both PLL stages when low.*
16
AVDD
PWR
ANALOG power supply.
17
BUS2
OUT
CPU clock output.
18
BUS3
OUT
BUS clock output.
19
GND
PWR
Digital GROUND.
20
VDD
PWR
Digital POWER SUPPLY.
21
CPU2
OUT
CPU clock output.
22
BUS4
OUT
BUS clock output.
23
FS1
IN
Clock frequency select #1.*
24
FS0
IN
Clock frequency select #0.*
OE
PD#
FS1
FS0
CPU
Ratio
X1,X2,
REF
(MHz)
CPU
(0:2)
(MHz)
BUS
(0:4)
(MHz)
1
0
14/4xX1
14.318
50
25
1
0
1
14/3xX1
14.318
66.7
33.3
1
0
42/10xX1
14.318
60
30
1
(STOP)
14.318
Low
10
X
(PWR
DOWN)
Low
*Low
0
X
-
Tristate
相关PDF资料 |
PDF描述 |
|---|---|
| ICS9159-13CW28W | 66.6 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28 |
| ICS9159F-12LF | 66.47 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28 |
| ICS9159F-12LF | 66.47 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28 |
| ICS9159M-05 | 66.6 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28 |
| ICS9160M-03 | 80 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO32 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS9158-06M | 制造商:未知厂家 制造商全称:未知厂家 功能描述:CPU System Clock Generator |
| ICS9158-07 | 制造商:ICS 制造商全称:ICS 功能描述:Frequency Generator and Integrated Buffer |
| ICS9158-07M | 制造商:ICS 制造商全称:ICS 功能描述:Frequency Generator and Integrated Buffer |
| ICS9158-07N | 制造商:未知厂家 制造商全称:未知厂家 功能描述:CPU System Clock Generator |
| ICS9158M01 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Peripheral IC |
发布紧急采购，3分钟左右您将得到回复。