- 您现在的位置：买卖IC网 > PDF目录1999 > ICS9161A-01CW16T (IDT, Integrated Device Technology Inc)IC FREQUENCY GENERATOR 16-SOIC PDF资料下载
参数资料
| 型号： | ICS9161A-01CW16T |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 9/15页 |
| 文件大小： | 0K |
| 描述： | IC FREQUENCY GENERATOR 16-SOIC |
| 标准包装： | 1,000 |
| 类型： | 时钟/频率发生器 |
| PLL： | 是 |
| 主要目的： | 图形应用 |
| 输入： | 时钟，晶体 |
| 输出： | 时钟 |
| 电路数： | 1 |
| 比率 - 输入:输出： | 2:2 |
| 差分 - 输入:输出： | 无/无 |
| 频率 - 最大： | 120MHz |
| 电源电压： | 4.75 V ~ 5.25 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-SOIC（0.295"，7.50mm 宽） |
| 供应商设备封装： | 16-SOIC |
| 包装： | 带卷 (TR) |
| 其它名称： | 9161A-01CW16T |
3
ICS9161A
0210I—03/21/05
Register Definitions
The register file consists of the following six registers:
Register Addressing
As seen in the VCLK Selection table, OE acts to tristate
the output.The PD# pin forces the VCLK signal high while
powering down the part. The EXTCLK pin will only be
multiplexed in when EXTSEL and SEL0 are logic 0 and
SEL1 is a logic 1.
The memory clock outputs are controlled by PD# and
OE as follows:
The Clock Select pins SEL0 and SEL1 have two purposes.
In serial programming mode, these pins act as the clock
and data pins. New data bits come in on SEL1 and these
bits are clocked in by a signal on SEL0. While these pins
are acquiring new information, the VCLK signal remains
unchanged. When SEL0 and SEL1 are acting as register
selects, a time-out interval is required to determine whether
the user is selecting a new register or wants to program the
part. During this initial time-out, the VCLK signal remains
at its previous frequency. At the end of this time-out
interval, a new register is selected. A second time-out
interval is required to allow the VCO to settle to its new
value. During this period of time, typically 5ms, the input
reference signal is multiplexed to the VCLK signal.
When MCLK or the active VCLK register is being re-
programmed, then the reference signal is multiplexed
glitch-free to the output during the first time-out interval. A
second time-Register out interval is also required to allow
the VCO to settle. During this period, the reference signal
is multiplexed to the appropriate output signal.
The ICS9161A places the three video clock registers and
the memory clock register in a known state upon power-
up. The registers are initialized based on the state of the
INIT1 and INIT0 pins at application of power to the device.
The INIT pins must ramp up with VDD if a logical 1 on either
pin is required.These input pins are internally pulled down
and will default to a logical 0 if left unconnected.
The registers are initialized as follows:
Register Initialization
Register Selection
When the ICS9161A is operating, the video clock output
is controlled with a combination of the SEL0, SEL1, PD#
and OE pins. The video clock is also multiplexed to an
external clock (EXTCLK) which can be selected with the
EXTSEL pin.The VCLK Selection Table shows how VCLK
is selected.
VCLK Selection
1
T
I
N
I0
T
I
N
IG
E
R
M0
G
E
R1
G
E
R2
G
E
R
0
1
0
1
0
1
0
5
.
2
3
0
.
0
4
0
5
3
.
0
5
4
6
.
6
5
7
1
.
5
2
5
7
1
.
5
2
0
.
0
4
0
.
0
4
2
3
.
8
2
3
.
8
2
3
.
8
2
0
5
3
.
0
5
2
3
.
8
2
3
.
8
2
3
.
8
2
0
5
3
.
0
5
E
O#
D
PL
E
S
T
X
E1
L
E
S0
L
E
SK
L
C
V
0
1
x
0
1
x
0
1
x
0
1
x
0
1
0
x
1
e
t
a
t
s
i
r
T
h
g
i
H
d
e
c
r
o
F
0
G
E
R
1
G
E
R
K
L
C
T
X
E
2
G
E
R
2
G
E
R
E
O#
D
PK
L
C
M
0
1
x
1
0
e
t
a
t
s
i
r
T
G
E
R
M
N
W
D
R
W
P
MCLK Selection
s
e
r
d
A
)
0
A
-
2
A
(
r
e
t
s
i
g
e
Rn
o
i
t
i
n
i
f
e
D
0
1
0
1
0
1
0
1
0
1
0
G
E
R
1
G
E
R
2
G
E
R
G
E
R
M
N
W
D
R
W
P
G
E
R
L
T
N
C
1
r
e
t
s
i
g
e
R
k
c
o
l
C
o
e
d
i
V
2
r
e
t
s
i
g
e
R
k
c
o
l
C
o
e
d
i
V
3
r
e
t
s
i
g
e
R
k
c
o
l
C
o
e
d
i
V
r
e
t
s
i
g
e
R
y
r
o
m
e
M
e
d
o
m
n
w
o
d
-
r
e
w
o
P
r
o
f
r
o
s
i
v
i
D
r
e
t
s
i
g
e
R
l
o
r
t
n
o
C
相关PDF资料 |
PDF描述 |
|---|---|
| ICS91730AMLF | IC CLOCK GENERATOR LOW EMI 8SOIC |
| ICS9173B-15CS08LF | IC PLL VIDEO GENLOCK 8SOIC |
| ICS9248BF-138LFT | IC FREQ GENERATOR/BUFFER 48-SSOP |
| ICS9250BF-12LF | IC FREQ TIMING GENERATOR 56-SSOP |
| ICS9250BF-28 | IC FREQ GENERATOR/BUFFER 56-SSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS9161-XXCN16 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Video/Graphics Clock Generator |
| ICS9161-XXCW16 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Video/Graphics Clock Generator |
| ICS9169A-70 | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:Frequency Generator for Workstation Systems |
| ICS9169AM-70 | 制造商:ICS 制造商全称:ICS 功能描述:Frequency Generator for Workstation Systems |
| ICS9169C-231 | 制造商:ICS 制造商全称:ICS 功能描述:Frequency Generator for Pentium Based Systems |
发布紧急采购，3分钟左右您将得到回复。