参数资料
型号: ICS9248YG-185LF-T
厂商: INTEGRATED DEVICE TECHNOLOGY INC
元件分类: 时钟产生/分配
英文描述: 133.33 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28
封装: 4.40 MM, 0.65 MM PITCH, TSSOP-28
文件页数: 9/11页
文件大小: 100K
代理商: ICS9248YG-185LF-T
7
ICS9248- 185
CLK_STOP# Timing Diagram
CLK_STOP# is an asychronous input to the clock synthesizer. It is used to turn off the CPU clocks for low power operation.
CLK_STOP# is synchronized by the ICS9248-185. The minimum that the CPU clock is enabled (CLK_STOP# high pulse) is 100
CPU clocks. All other clocks will continue to run while the CPU clocks are disabled. The CPU clocks will always be stopped in
a low state and start in such a manner that guarantees the high pulse width is a full pulse. CPU clock on latency is less than 4
CPU clocks and CPU clock off latency is less than 4 CPU clocks.
Notes:
1. All timing is referenced to the internal CPU clock.
2. CLK_STOP# is an asynchronous input and metastable conditions may exist. This signal is synchronized
to the CPU clocks inside the ICS9248-185.
3. All other clocks continue to run undisturbed.
PCICLK
SDRAM
CPUCLK
CPUCLK _F
SDRAM_F
PCI_STOP# (High)
CLK_STOP#
INTERNAL
CPUCLK
相关PDF资料
PDF描述
ICS9248YG-92 100 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
ICS9250YF-08 150 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
ICS9250YF-08LF 150 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
ICS9250YF-08LF 150 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
ICS9250YF-14-T 149.69 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
相关代理商/技术参数
参数描述
ICS9248YG-192-T 制造商:ICS 制造商全称:ICS 功能描述:Frequency Timing Generator for Transmeta Systems
ICS9248YG-195LF-T 制造商:ICS 制造商全称:ICS 功能描述:Frequency Generator & Integrated Buffers for PENTIUM II/III & K6
ICS9248YG-50 制造商:未知厂家 制造商全称:未知厂家 功能描述:Peripheral IC
ICS9248YG-50T 制造商:未知厂家 制造商全称:未知厂家 功能描述:Peripheral IC
ICS9248YG-50-T 制造商:ICS 制造商全称:ICS 功能描述:Frequency Timing Generator for Pentium II Systems