参数资料
型号: ICS9250YF-08LF
厂商: INTEGRATED DEVICE TECHNOLOGY INC
元件分类: 时钟产生/分配
英文描述: 150 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
封装: SSOP-56
文件页数: 2/15页
文件大小: 239K
代理商: ICS9250YF-08LF
10
ICS9250-08
0378I—07/17/03
Absolute Maximum Ratings
Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . 7.0 V
Logic Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . GND –0.5 V to VDD +0.5 V
Ambient Operating Temperature . . . . . . . . . . 0°C to +70°C
Case Temperature . . . . . . . . . . . . . . . . . . . . . . 115°C
Storage Temperature . . . . . . . . . . . . . . . . . . . . –65°C to +150°C
Stresses above those listed under
Absolute Maximum Ratings may cause permanent damage to the device. These
ratings are stress specifications only and functional operation of the device at these or any other conditions above those
listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions
for extended periods may affect product reliability.
Electrical Characteristics - Input/Supply/Common Output Parameters
TA = 0 - 70 C; Supply Voltage VDD = 3.3 V +/-5%, VDDL = 2.5 V +/-5% (unless otherwise stated)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Operating
IDD2.5OP66
Select @ 66MHz; Max discrete cap loads
10
25
Operating
IDD2.5OP100 Select @ 100MHz; Max discrete cap loads
13
25
Supply Current
IDD2.5OP133 Select @ 133MHz; Max discrete cap loads
18
25
1Guaranteed by design, not 100% tested in production.
mA
Electrical Characteristics - Input/Supply/Common Output Parameters
TA = 0 - 70 C; Supply Voltage VDD = 3.3 V +/-5%, VDDL = 2.5 V +/-5% (unless otherwise stated)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Input High Voltage
VIH
2VDD+0.3
V
Input Low Voltage
VIL
VSS-0.3
0.8
V
Input High Current
IIH
VIN = VDD
0.1
5
A
Input Low Current
IIL1
VIN = 0 V; Inputs with no pull-up resistors
-5
2.0
A
Input Low Current
IIL2
VIN = 0 V; Inputs with pull-up resistors
-200
-100
A
IDD3.3OP66
Select @ 66MHz; Sdram running, unloaded
112
140
IDD3.3OP100
Select @ 100MHz; Sdram running, unloaded
150
180
IDD3.3OP133
Select @ 133MHz; Sdram running, unloaded
200
250
Input frequency
Fi
VDD = 3.3 V
12
14.318
16
MHz
CIN
Logic Inputs
5
pF
CINX
X1 & X2 pins
27
36
45
pF
Transition Time
1
TTrans
To 1st crossing of target Freq.
3
ms
Settling Time
1
TS
From 1st crossing to 1% target Freq.
1
3
ms
Clk Stabilization
1
TStab
From VDD = 3.3 V to 1% target Freq.
3ms
1Guaranteed by design, not 100% tested in production.
mA
Operating Supply
Current
Input Capacitance
1
相关PDF资料
PDF描述
ICS9250YF-14-T 149.69 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
ICS9250YF-PPP-T 149.69 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
ICS9250YF-16-T 150 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
ICS9250YF-18LF 150 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
ICS9250YF-22LF 133 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
相关代理商/技术参数
参数描述
ICS9250YF-09-T 制造商:ICS 制造商全称:ICS 功能描述:Frequency Timing Generator for PENTIUM II Systems
ICS9250YF-10 制造商:ICS 制造商全称:ICS 功能描述:Frequency Timing Generator for Pentium II Systems
ICS9250YF-11-T 制造商:ICS 制造商全称:ICS 功能描述:Frequency Timing Generator for PENTIUM II/III Systems
ICS9250YF-12-T 制造商:ICS 制造商全称:ICS 功能描述:Frequency Timing Generator for PENTIUM II/III Systems
ICS9250YF-13 制造商:ICS 制造商全称:ICS 功能描述:Frequency Generator & Integrated Buffers for PENTIUM/ProTM