参数资料
型号: ICS9279F-03LF
元件分类: 时钟及定时
英文描述: LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28
封装: 0.209 INCH, SSOP-28
文件页数: 4/9页
文件大小: 269K
代理商: ICS9279F-03LF
4
ICS9279-03
Preliminary Product Preview
Serial Configuration Command Bitmaps
Byte 0: OUTPUT Clock Register (Default=0)
A.
For the clock generator to be addressed by an I2C controller, the following address must be sent as a start sequence, with
an acknowledge bit between each byte.
B.
The clock generator is a slave/receiver I2C component. It can "read back "(in Philips I2C protocol) the data stored in the
latches for verification. (set R/W# to 1 above). There is no BYTE count supported, so it does not meet the Intel SMB
PIIX4 protocol.
C.
The data transfer rate supported by this clock generator is 100K bits/sec (standard mode)
D.
The input is operating at 3.3V logic levels.
E.
The data byte format is 8 bit bytes.
F.
To simplify the clock generator I2C interface, the protocol is set to use only block writes from the controller. The bytes
must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte has
been transferred. The Command code and Byte count shown above must be sent, but the data is ignored for those two
bytes. The data is loaded until a Stop sequence is issued.
G.
In the power down mode (PWR_DWN# Low), the SDATA and SCLK pins are tristated and the internal data latches
maintain all prior programming information.
H.
At power-on, all registers are set to a default condition. See Byte 0 detail for default condition, Bytes 1 through 5 default
to a 1 (Enabled output state).
General I
2C serial interface information
Notes: 1 = Enabled; 0 = Disabled, outputs held low
Then Byte 0, 1, 2, etc in
sequence until STOP.
Byte 0, 1, 2, etc in sequence until STOP.
Note: PWD = Power-Up Default
T
I
B#
N
I
PD
W
PN
O
I
T
P
I
R
C
S
E
D
7
t
i
B-
1
d
e
v
r
e
s
e
R
6
t
i
B-
1
d
e
v
r
e
s
e
R
5
t
i
B
-1
d
e
v
r
e
s
e
R
4
t
i
B-
1
d
e
v
r
e
s
e
R
3
t
i
B
71
3
T
U
P
T
U
O
2
t
i
B6
1
2
T
U
P
T
U
O
1
t
i
B3
1
T
U
P
T
U
O
0
t
i
B2
1
0
T
U
P
T
U
O
r
o
t
a
r
e
n
e
G
k
c
o
l
C
)
s
t
i
b
7
(
s
e
r
d
A
K
C
A
y
m
u
d
s
t
i
b
8
+
e
d
o
c
d
n
a
m
o
c
K
C
A
y
m
u
d
s
t
i
b
8
+
t
n
u
o
c
e
t
y
B
K
C
A
#
W
/
R
&
)
0
:
6
(
A
2
D)
H
(
r
o
t
a
r
e
n
e
G
k
c
o
l
C
)
s
t
i
b
7
(
s
e
r
d
A
K
C
A0
e
t
y
BK
C
A1
e
t
y
BK
C
A
#
W
/
R
&
)
0
:
6
(
A
3
D)
H
(
相关PDF资料
PDF描述
ICS9341YF 133.3 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
ICS93701YGLFT 93701 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48
ICS93722YFT 93722 SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 6 INVERTED OUTPUT(S), PDSO28
ICS93722YFLFT 93722 SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 6 INVERTED OUTPUT(S), PDSO28
ICS93728YFLFT LOW SKEW CLOCK DRIVER, 12 TRUE OUTPUT(S), 12 INVERTED OUTPUT(S), PDSO48
相关代理商/技术参数
参数描述
ICS932S200 制造商:ICS 制造商全称:ICS 功能描述:Frequency Timing Generator for Dual Server/Workstation Systems
ICS932S200BFLF 功能描述:IC FREQ TIMING GENERATOR 56-SSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:1,500 系列:- 类型:时钟缓冲器/驱动器 PLL:是 主要目的:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 电源电压:3.3V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SSOP(0.209",5.30mm 宽) 供应商设备封装:28-SSOP 包装:带卷 (TR) 其它名称:93786AFT
ICS932S200BFLFT 功能描述:IC FREQ TIMING GENERATOR 56-SSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:28 系列:- 类型:时钟/频率发生器 PLL:是 主要目的:Intel CPU 服务器 输入:时钟 输出:LVCMOS 电路数:1 比率 - 输入:输出:3:22 差分 - 输入:输出:无/是 频率 - 最大:400MHz 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 85°C 安装类型:表面贴装 封装/外壳:64-TFSOP (0.240",6.10mm 宽) 供应商设备封装:64-TSSOP 包装:管件
ICS932S200BFT 制造商:INT_CIR_SYS 功能描述:
ICS932S200BG 功能描述:IC FREQ TIMING GENERATOR 56TSSOP RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:1,500 系列:- 类型:时钟缓冲器/驱动器 PLL:是 主要目的:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 电源电压:3.3V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SSOP(0.209",5.30mm 宽) 供应商设备封装:28-SSOP 包装:带卷 (TR) 其它名称:93786AFT