- 您现在的位置：买卖IC网 > PDF目录79612 > ICS93732AFLFT (INTEGRATED DEVICE TECHNOLOGY INC) 93732 SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 6 INVERTED OUTPUT(S), PDSO28 PDF资料下载
参数资料
| 型号： | ICS93732AFLFT |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟及定时 |
| 英文描述： | 93732 SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 6 INVERTED OUTPUT(S), PDSO28 |
| 封装： | 0.209 INCH, GREEN, MO-150, SSOP-28 |
| 文件页数： | 2/11页 |
| 文件大小： | 126K |
| 代理商： | ICS93732AFLFT |
Document Search | Package Search | Parametric Search | Cross Reference Search | Green & RoHS | Calculators | Thermal Data | Reliability & Quality | Military
Home | Site Map | About IDT | Press Room | Investor Relations | Trademark | Privacy Policy | Careers | Register | Contact Us
Global Sites
Email | Print
Contact IDT | Investors | Press
Search Entire Site
Home > Products > Timing Solutions > PC-Notebook-Server Clocks > DDR I and DDR II Buffers > Zero Delay Buffers > 93732
Add to myIDT
[?]
93732 (Zero Delay Buffers)
Description
DDR Zero Delay Clock Buffer
Market Group
PC CLOCK
Additional Info
Low skew, low jitter PLL clock driver Max frequency supported = 266MHz (DDR 533) I2C for functional and output control Feedback pins for
input to output synchronization Spread Spectrum tolerant inputs 3.3V tolerant CLK_INT input
You may also like...
Related Orderable Parts
Attributes
93732AF
93732AFLF
93732AFLFT
93732AFT
93732AG
93732AGT
Voltage
3.3 V (PY28)
3.3 V (PYG28)
3.3 V (PY28)
3.3 V (PG28)
Package
SSOP 28
TSSOP 28
Speed
NA
Temperature
C
Status
Active
Sample
Yes
No
Yes
No
Minimum Order
Quantity
141
1000
96
1000
Factory Order
Increment
47
1000
48
1000
Related Documents
Type
Title
Size
Revision Date
Datasheet
93732 Datasheet
95 KB
03/24/2006
Page 1 of 2
08-Jun-2007
mhtml:file://C:\93732.mht
相关PDF资料 |
PDF描述 |
|---|---|
| ICS9DB801BFLFT | 9DB SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
| ICS97ULPA877AKLF-T | 97ULP SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC40 |
| ICS9112AF-17T | 9112 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
| ICS97U877AH | 97U SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA52 |
| ICS91305AMLFT | 91305 SERIES, PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS93732AFT | 功能描述:IC DDR PLL ZD BUFFER 28-SSOP RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:28 系列:- 类型:时钟/频率发生器 PLL:是 主要目的:Intel CPU 服务器 输入:时钟 输出:LVCMOS 电路数:1 比率 - 输入:输出:3:22 差分 - 输入:输出:无/是 频率 - 最大:400MHz 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 85°C 安装类型:表面贴装 封装/外壳:64-TFSOP （0.240"，6.10mm 宽） 供应商设备封装:64-TSSOP 包装:管件 |
| ICS93732FLF-T | 制造商:ICS 制造商全称:ICS 功能描述:Low Cost DDR Phase Lock Loop Zero Delay Buffer |
| ICS93732G-T | 制造商:ICS 制造商全称:ICS 功能描述:Low Cost DDR Phase Lock Loop Zero Delay Buffer |
| ICS93735 | 制造商:ICS 制造商全称:ICS 功能描述:DDR Phase Lock Loop Zero Delay Clock Buffer |
| ICS93735F-T | 制造商:ICS 制造商全称:ICS 功能描述:DDR Phase Lock Loop Zero Delay Clock Buffer |
发布紧急采购，3分钟左右您将得到回复。