- 您现在的位置：买卖IC网 > PDF目录79612 > ICS93732AFLFT (INTEGRATED DEVICE TECHNOLOGY INC) 93732 SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 6 INVERTED OUTPUT(S), PDSO28 PDF资料下载
参数资料
| 型号： | ICS93732AFLFT |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟及定时 |
| 英文描述： | 93732 SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 6 INVERTED OUTPUT(S), PDSO28 |
| 封装： | 0.209 INCH, GREEN, MO-150, SSOP-28 |
| 文件页数： | 5/11页 |
| 文件大小： | 126K |
| 代理商： | ICS93732AFLFT |
3
ICS93732
0578I—05/18/05
Absolute Maximum Ratings
Supply Voltage (VDD & AVDD) . . . . . . . . . . -0.5V to 3.6V
Logic Inputs . . . . . . . . . . . . . . . . . . . . . . . . . GND –0.5 V to VDD +0.5 V
Ambient Operating Temperature . . . . . . . . . 0°C to +85°C
Case Temperature . . . . . . . . . . . . . . . . . . . . 115°C
Storage Temperature . . . . . . . . . . . . . . . . . . –65°C to +150°C
Stresses above those listed under
Absolute Maximum Ratings may cause permanent damage to the device. These
ratings are stress specifications only and functional operation of the device at these or any other conditions above
those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect product reliability.
Electrical Characteristics - Input / Supply / Common Output parameters
TA = 0 - 70°C; Supply Voltage AVDD, VDD = 2.50V ± 0.20V (unless otherwise stated)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
RT = 120W, CL = 12 pF at 100MHz
236
300
RT = 120W, CL = 12 pF at 133MHz
263
300
IDDPD
CL=0 pF
100
mA
Output High Current
IOH
VDD = 2.5V, VOUT = 1V
-48
-33
-29
mA
Output Low Current
IOL
VDD = 2.5V, VOUT = 1.2V
29
33
37
mA
High Impedance
Ouptut Current
VDD = min to max, IOH = -1mA
2
2.25
V
VDD = 2.3V, IOH = -12mA
1.95
VDD = min to max, IOH = 1mA
0.05
0.1
V
VDD = 2.3V, IOH = 12mA
0.3
0.4
Output Capacitance
1
COUT
VI = VDD or GND
3
pF
1. Guaranteed by design, not 100% tested in production.
Operating Supply Current
IOZ
VDD = 2.7V, VOUT = VDD or GND
Low-level Output Voltage
VOL
High-level Output Voltage
mA
10
VOH
mA
IDD2.5
Recommended Operation Conditions
TA = 0 - 70°C; Supply Voltage AVDD, VDD = 2.50V ± 0.20V (unless otherwise stated)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Analog / Core Supply Volta
AVDD
2.3
2.5
2.7
V
Input Voltage Level
VIN
22.5
3
V
Output Differential Pair
Crossing Voltage
1.32
V
VOC
66/100/133/166MHz, VDD=2.50V
1.23
1.25
相关PDF资料 |
PDF描述 |
|---|---|
| ICS9DB801BFLFT | 9DB SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
| ICS97ULPA877AKLF-T | 97ULP SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC40 |
| ICS9112AF-17T | 9112 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
| ICS97U877AH | 97U SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA52 |
| ICS91305AMLFT | 91305 SERIES, PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS93732AFT | 功能描述:IC DDR PLL ZD BUFFER 28-SSOP RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:28 系列:- 类型:时钟/频率发生器 PLL:是 主要目的:Intel CPU 服务器 输入:时钟 输出:LVCMOS 电路数:1 比率 - 输入:输出:3:22 差分 - 输入:输出:无/是 频率 - 最大:400MHz 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 85°C 安装类型:表面贴装 封装/外壳:64-TFSOP （0.240"，6.10mm 宽） 供应商设备封装:64-TSSOP 包装:管件 |
| ICS93732FLF-T | 制造商:ICS 制造商全称:ICS 功能描述:Low Cost DDR Phase Lock Loop Zero Delay Buffer |
| ICS93732G-T | 制造商:ICS 制造商全称:ICS 功能描述:Low Cost DDR Phase Lock Loop Zero Delay Buffer |
| ICS93735 | 制造商:ICS 制造商全称:ICS 功能描述:DDR Phase Lock Loop Zero Delay Clock Buffer |
| ICS93735F-T | 制造商:ICS 制造商全称:ICS 功能描述:DDR Phase Lock Loop Zero Delay Clock Buffer |
发布紧急采购，3分钟左右您将得到回复。