- 您现在的位置：买卖IC网 > PDF目录61074 > ICS93857YGLFT PLL BASED CLOCK DRIVER, 11 TRUE OUTPUT(S), 11 INVERTED OUTPUT(S), PDSO48 PDF资料下载
参数资料
| 型号： | ICS93857YGLFT |
| 元件分类： | 时钟及定时 |
| 英文描述： | PLL BASED CLOCK DRIVER, 11 TRUE OUTPUT(S), 11 INVERTED OUTPUT(S), PDSO48 |
| 封装： | 6.10 MM, 0.50 MM PITCH, MO-153, TSSOP-48 |
| 文件页数： | 3/5页 |
| 文件大小： | 289K |
| 代理商： | ICS93857YGLFT |
3
ICS93857
Preliminary Product Preview
Absolute Maximum Ratings
Supply Voltage (VDD &AVDD) . . . . . . . . . . . . . -0.5V to 4.6V
Logic Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . GND 0.5 V to VDD +0.5 V
Ambient Operating Temperature . . . . . . . . . . . . 0°C to +85°C
Storage Temperature . . . . . . . . . . . . . . . . . . . . . . 65°C to +150°C
Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are
stress specifications only and functional operation of the device at these or any other conditions above those listed in the
operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods
may affect product reliability.
Recommended Operating Condition
TA = 0 - 85C; Supply Voltage AVDD, VDD = 2.5 V +/- 0.2V (unless otherwise stated)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Analog/core supply voltage
AVDD
2.3
2.5
2.7
V
Input High Voltage
VIH
OE input
0.7 x VDD
V
Input Low Voltage
VIL
OE input
0.3 x VDD
V
Input voltage level
VIN
-0.3
VDD +0.3
V
1
Guaranteed by design, not 100% tested in production.
Electrical Characteristics - Input/Supply/Common Output Parameters
TA = 0 - 85C; Supply Voltage AVDD, VDD = 2.5 V +/- 0.2V (unless otherwise stated)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Input Current
IIH
VI = VDD or GND
±10
A
Input Low Current
IIL
VI = VDD or GND
±10
A
IDD2.5
CL = 0pf
250
mA
IDDPD
CL = 0pf
50
100
A
Output High Current
IOH
VDD = 2.3V, VOUT = 1V
-18
-32
mA
Output Low Current
IOL
VDD = 2.3V, VOUT = 1.2V
26
30
mA
High Impedance
Output Current
IOZ
VDD=2.7V, Vout=VDD or GND
±10
A
VDD = min to max,
IOH = -1 mA
VDD -0.1
V
VDD = 2.3V,
IOH = -12 mA
1.7
V
VDD = min to max
IOL=1 mA
0.1
VDD = 2.3V
IOH=12 mA
0.6
V
Input Capacitance
1
CIN
VI = GND or VDD
9pF
Output differential-pair
crossing voltage
VOC
(VDD/2) -0.2
VDD/2
(VDD/2) +0.2
V
1Guaranteed by design, not 100% tested in production.
Operating Supply Current
High-level output voltage
VOH
Low-level output voltage
VOL
相关PDF资料 |
PDF描述 |
|---|---|
| ICS93857YGT | PLL BASED CLOCK DRIVER, 11 TRUE OUTPUT(S), 11 INVERTED OUTPUT(S), PDSO48 |
| ICS93V855YGLFT | PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| ICS93V855YGT | PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| ICSSSTV16857CLLF-T | SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO48 |
| ICSSSTV16857CGLF-T | SSTV SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO48 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICS93V850 | 制造商:ICS 制造商全称:ICS 功能描述:DDR Phase Lock Loop Clock Driver |
| ICS93V850CG | 制造商:INT_CIR_SYS 功能描述: |
| ICS93V850YGT | 制造商:ICS 制造商全称:ICS 功能描述:DDR Phase Lock Loop Clock Driver |
| ICS93V855 | 制造商:ICS 制造商全称:ICS 功能描述:DDR Phase Lock Loop Clock Driver |
| ICS93V855AG | 功能描述:IC DDR PLL CLOCK DRIVER 28-TSSOP RoHS:否 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:1,500 系列:- 类型:时钟缓冲器/驱动器 PLL:是 主要目的:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 电源电压:3.3V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SSOP（0.209"，5.30mm 宽） 供应商设备封装:28-SSOP 包装:带卷 (TR) 其它名称:93786AFT |
发布紧急采购，3分钟左右您将得到回复。