参数资料
型号: ICS93V857YG-130LFT
厂商: INTEGRATED DEVICE TECHNOLOGY INC
元件分类: 时钟及定时
英文描述: 93V SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48
封装: 6.10 MM, 0.50 MM PITCH, ROHS COMPLIANT, MO-153, TSSOP-48
文件页数: 6/11页
文件大小: 169K
代理商: ICS93V857YG-130LFT
4
ICS93V857-XXX
0693L—07/08/05
Recommended Operating Condition (see note1)
TA = 0 - 85°C; Supply Voltage AVDD, VDD = 2.5 V +/- 0.2V (unless otherwise stated)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Supply Voltage
VDDQ, AVDD
2.3
2.5
2.7
V
CLK_INT, CLK_INC, FB_INC,
FB_INT
0.4
VDD/2 - 0.18
V
PD#
-0.3
0.7
V
CLK_INT, CLK_INC, FB_INC,
FB_INT
VDD/2 + 0.18
2.1
V
PD#
1.7
VDD + 0.6
V
DC input signal voltage
(note 2)
VIN
-0.3
VDD + 0.3
V
DC - CLK_INT, CLK_INC,
FB_INC, FB_INT
0.36
VDD + 0.6
V
AC - CLK_INT, CLK_INC,
FB_INC, FB_INT
0.7
VDD + 0.6
V
Output differential cross-
voltage (note 4)
VOX
VDD/2 - 0.15
VDD/2 + 0.15
V
Input differential cross-
voltage (note 4)
VIX
VDD/2 - 0.2
VDD/2
VDD/2 + 0.2
V
High level output current
IOH
-12
mA
Low level output current
IOL
12
mA
High Impedance
Output Current
IOZ
VDD=2.7V, VOUT=VDD or GND
0.1
±10
mA
Operating free-air
temperature
TA
085
°C
Differential input signal
voltage (note 3)
VID
Low level input voltage
VIL
High level input voltage
VIH
Notes:
1.
Unused inputs must be held high or low to prevent them from floating.
2.
DC input signal voltage specifies the allowable DC execution of differential input.
3.
Differential inputs signal voltages specifies the differential voltage [VTR-VCP]
required for switching, where VTR is the true input level and VCP is the
complementary input level.
4.
Differential cross-point voltage is expected to track variations of VDD and is the
voltage at which the differential signal must be crossing.
相关PDF资料
PDF描述
ICS93V857YG-025T 93V SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48
ICS93V857YG-125T 93V SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48
ICS93V857YG-130T 93V SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48
ICS93V857YG-130LFT 93V SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48
ICS93V857YK-130T 93V SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC40
相关代理商/技术参数
参数描述
ICS93V857YG-130T 制造商:ICSI 制造商全称:Integrated Circuit Solution Inc 功能描述:2.5V Wide Range Frequency Clock Driver (33MHz - 233MHz)
ICS93V857YL-025T 制造商:ICS 制造商全称:ICS 功能描述:2.5V Wide Range Frequency Clock Driver
ICS93V857YL-125T 制造商:ICS 制造商全称:ICS 功能描述:2.5V Wide Range Frequency Clock Driver
ICS93V857YL-130T 制造商:ICS 制造商全称:ICS 功能描述:2.5V Wide Range Frequency Clock Driver
ICS94201 制造商:ICS 制造商全称:ICS 功能描述:Programmable System Frequency Generator for PII/III⑩