
Integrated
Circuit
Systems, Inc.
ICS94211
94211 Rev B 01/18/02
Pin Configuration
Recommended Application:
440BX/VIA Apollo Pro133/ ALI 1631 style chipset.
Output Features:
2 - CPUs @2.5V
1 - IOAPIC @ 2.5V
13 - SDRAM @ 3.3V
6 - PCI @3.3V,
1 - 48MHz, @3.3V
1 - 24MHz @ 3.3V
2 - REF @3.3V, 14.318MHz.
Features:
Programmable ouput frequency.
Programmable ouput rise/fall time.
Programmable PCICLK, PCICLK_F,
SDRAM skew.
Real time system reset output
Spread spectrum for EMI control typically by 7dB to 8dB,
with programmable spread percentage.
Watchdog timer technology to reset system
if over-clocking causes malfunction.
Uses external 14.318MHz crystal.
FS pins for frequency select
Key Specifications:
CPU – CPU: <175ps
SDRAM - SDRAM: <500ps
PCI – PCI: <500ps
CPU(early)-PCI: Min=1.0ns, Typ=2.0ns, Max=4.0ns
Programmable System Frequency Generator for PII/III
Block Diagram
48-Pin 300mil SSOP
VDDREF
*PCI_STOP/REF0
GND
X1
X2
VDDPCI
*MODE/PCICLK_F
**FS3/PCICLK0
GND
PCICLK1
PCICLK2
PCICLK3
PCICLK4
VDDPCI
BUFFER_IN
GND
SDRAM12
SDRAM11
VDDSDR
SDRAM10
SDRAM9
GND
SDATA
SCLK
VDDL
IOAPIC
REF1/FS2*
GND
CPUCLK0
CPUCLK1
VDDLCPU
RESET#
SDRAM0
GND
SDRAM1
SDRAM2
VDDSDR
SDRAM3
SDRAM4
GND
SDRAM5
SDRAM6
VDDSDR
SDRAM7
SDRAM8
VDD48
48MHz/FS0*
24MHz/FS1*
ICS94211
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
* Internal Pull-up Resistor of 120K to VDD
** Internal Pull-down resistor of 120K to GND
Functionality
3
S
F2
S
F1
S
F0
S
F
U
P
C
)
z
H
M
(
K
L
C
I
C
P
)
z
H
M
(
0000
0
.
0
80
0
.
0
4
000
1
0
.
5
70
5
.
7
3
00
1
0
1
3
.
3
85
6
.
1
4
00
11
2
8
.
6
61
4
.
3
01
0
.
3
0
13
3
.
4
3
01
1
0
.
2
1
14
3
.
7
3
01
1
0
1
0
.
8
61
0
.
4
3
0
111
3
2
.
0
11
4
.
3
1
000
0
.
0
2
10
0
.
0
4
10
0
1
9
.
4
1
13
3
.
8
3
10
9
.
9
0
16
6
.
6
3
10
1
0
.
5
0
10
0
.
5
3
11
00
0
.
0
4
10
0
.
5
3
11
0
1
0
.
0
5
10
5
.
7
3
111
0
.
4
2
10
0
.
1
3
1111
9
.
2
3
15
2
.
3
PCI_STOP#
PLL2
PLL1
Spread
Spectrum
48MHz
24MHz
IOAPIC
CPUCLK (1:0)
RESET#
SDRAM (12:0)
PCICLK (4:0)
PCICLK_F
X1
X2
BUFFER IN
XTAL
OSC
PCI
CLOCK
DIVDER
STOP
SDATA
SCLK
FS(3:0)
MODE
Control
Logic
Config.
Reg.
/2
REF(1:0)
2
13
5
4
ICS reserves the right to make changes in the device data identified in
this publication without further notice. ICS advises its customers to
obtain the latest version of all device data to verify that any
information being relied upon by the customer is current and accurate.