- 您现在的位置：买卖IC网 > PDF目录378603 > ICSSSTUAH32865A (Integrated Device Technology, Inc.) 25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2 PDF资料下载
参数资料
| 型号： | ICSSSTUAH32865A |
| 厂商： | Integrated Device Technology, Inc. |
| 英文描述： | 25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2 |
| 中文描述： | 25位可配置注册缓冲内存 |
| 文件页数： | 4/17页 |
| 文件大小： | 351K |
| 代理商： | ICSSSTUAH32865A |
IDT74SSTUBH32865A
28-BIT 1:2 REGISTERED BUFFER FOR DDR2
COMMERCIAL TEMPERATURE GRADE
28-BIT 1:2 REGISTERED BUFFER FOR DDR2
4
IDT74SSTUBH32865A
7103/10
Ball Assignment
Signal Group
Signal Name
DCKE0, DCKE1,
DODT0, DODT1
Type
Description
Ungated Inputs
SSTL_18
DRAM function pins not associated with Chip Select.
Chip Select Gated
Inputs
D0 ... D21
SSTL_18
DRAM inputs, re-driven only when Chip Select is
LOW.
DRAM Chip Select signals. These pins initiate DRAM
address/command decodes, and as such at least one
will be low when a valid address/command is present.
The register can be programmed to re-drive all
D-inputs only (CSGateEN high) when at least one
Chip Select input is LOW.
Chip Select Inputs
DCS0, DCS1
SSTL_18
Re-Driven
Q0A...Q21A,
Q0B...Q21B,
QCSnA,B
QCKEnA,B,
QODTnA,B
SSTL_18
Outputs of the register, valid after the specified clock
count outputs and immediately following a rising edge
of the clock.
Parity Input
PARIN
SSTL_18
Input parity is received on pin PARIN and should
maintain odd parity across the D0...D21 inputs, at the
rising edge of the clock.
When LOW, this output indicates that a parity error
was output identified associated with the address
and/or command inputs. PTYERR will be active for
two clock cycles, and delayed by an additional clock
cycle for compatibility with final parity out timing on
the industry-standard DDR-II register with parity (in
JEDEC definition).
Chip Select Gate Enable. When HIGH, the D0..D21
inputs will be latched only when at least one Chip
Select input is LOW during the rising edge of the
clock. When LOW, the D0...D21 inputs will be latched
and redriven on every rising edge of the clock.
Differential master clock input pair to the register. The
register operation is triggered by a rising edge on the
positive clock input (CLK).
Must be connected to a logic LOW or HIGH.
Asynchronous reset input. When LOW, it causes a
reset of the internal latches, thereby forcing the
outputs LOW. RESET also resets the PTYERR
signal.
Input reference voltage for the SSTL_18 inputs. Two
pins (internally tied together) are used for increased
reliability.
Parity Error
PTYERR
Open Drain
Program Inputs
CSGateEN
1.8V LVCMOS
Clock Inputs
CLK, CLK
SSTL_18
Miscellaneous
Inputs
MCL, MCH
RESET
1.8V LVCMOS
V
REF
0.9V nominal
相关PDF资料 |
PDF描述 |
|---|---|
| ICSSSTUAH32865AHLFT | 25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2 |
| ICTE-10 | GT 35C 35#12 SKT RECP |
| ICTE-10 | GT 31C 31#16 PIN RECP |
| ICTE-10C | GT 3C 3#16S PIN RECP BOX RM |
| ICTE-12 | TRANSIENT VOLTAGE SUPPRESSORS FOR MICROPROCESSOR PROTECTION |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICSSSTUAH32865AHLFT | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:25-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2 |
| ICSSSTUAH32868A | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:28-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2 |
| ICSSSTUAH32868AHLF | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:28-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2 |
| ICSSSTUB32864A | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:25-Bit Configurable Registered Buffer for DDR2 |
| ICSSSTUB32864AZ(LF)T | 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:25-Bit Configurable Registered Buffer for DDR2 |
发布紧急采购，3分钟左右您将得到回复。