- 您现在的位置：买卖IC网 > PDF目录67112 > ICSVF2509YGLN-T (INTEGRATED DEVICE TECHNOLOGY INC) 2509 SERIES, PLL BASED CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24 PDF资料下载
参数资料
| 型号： | ICSVF2509YGLN-T |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟及定时 |
| 英文描述： | 2509 SERIES, PLL BASED CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24 |
| 封装： | 4.40 MM, 0.65 MM PITCH, ROHS COMPLIANT, MO-153, TSSOP-24 |
| 文件页数： | 3/7页 |
| 文件大小： | 121K |
| 代理商： | ICSVF2509YGLN-T |
3
ICSVF2509B
1036C—07/13/05
Absolute Maximum Ratings
Supply Voltage (AVCC) . . . . . . . . . . . . . . . . . AVCC < (Vcc + 0.7 V)
Supply Voltage (VCC) . . . . . . . . . . . . . . . . . . 4.3 V
Logic Inputs . . . . . . . . . . . . . . . . . . . . . . . . . GND –0.5 V to Vcc + 0.5 V
Ambient Operating Temperature . . . . . . . . . . 0°C to +70°C
Storage Temperature . . . . . . . . . . . . . . . . . . . –65°C to +150°C
Stresses above those listed under
Absolute Maximum Ratings may cause permanent damage to the device. These
ratings are stress specifications only and functional operation of the device at these or any other conditions above those
listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions
for extended periods may affect product reliability.
Electrical Characteristics - OUTPUT
TA = 0 - 70°C; VDD = VDDL = 3.3 V +/-10%; CL = 30 pF; RL = 500 Ohms (unless otherwise stated)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX UNITS
Output High Voltage
VOH
IOH = -8 mA
2.4
2.9
V
Output Low Voltage
VOL
IOL = 8 mA
0.25
0.4
V
VOH = 2.4 V
27
VOH = 2.0 V
39
VOL = 0.8 V
26
VOL = 0.55 V
19
Rise Time
1
Tr
VOL = 0.8 V, VOH = 2.0 V
0.5
1.1
2.1
ns
Fall Time
1
Tf
VOH = 2.0 V, VOL = 0.8 V
0.5
1.1
2.7
ns
Duty Cycle
1
Dt
VT = 1.5 V;CL=30 pF
48
50
52
%
Cycle to Cycle jitter
1 T
CYC - TCYC at 66-100 MHz ; loaded outputs
75
ps
Absolute Jitter
1
TJABS
10000 cycles; CL = 30 pF
100
ps
Skew
1
Tsk
VT = 1.5 V (Window) Output to Output
100
ps
Phase error
1
Tpe
VT = Vdd/2; CLKIN-FBIN
-75
75
ps
Delay Input-Output
1
DR1
VT = 1.5 V; PLL_EN = 0
3.3
3.7
ns
1 Guaranteed by design, not 100% tested in production.
mA
Output High Current
Output Low Current
IOH
IOL
相关PDF资料 |
PDF描述 |
|---|---|
| ICSVF2509YGLF-T | 2509 SERIES, PLL BASED CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24 |
| ICSVF2510YG-T | PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24 |
| ICSVF2510YG-T | PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24 |
| IDM29901NC | IDM2900 SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDIP20 |
| IDM29908JM | S SERIES, QUAD POSITIVE EDGE TRIGGERED D LATCH, TRUE OUTPUT, CDIP16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ICSXXXXCFLFT | 制造商:ICS 制造商全称:ICS 功能描述:PCIe Gen 2 main Clock for Intel-based Servers |
| ICSXXXXCGLFT | 制造商:ICS 制造商全称:ICS 功能描述:PCIe Gen 2 main Clock for Intel-based Servers |
| ICSXXXXY | 制造商:ICS 制造商全称:ICS 功能描述:Auto-Negotiation Advertisement Register (register 4 [0x04]) |
| ICSXXXXYFLFT | 制造商:ICS 制造商全称:ICS 功能描述:System Clock Chip for ATI RS400 P4TM-based Systems |
| ICSXXXXYGLFT | 制造商:ICS 制造商全称:ICS 功能描述:System Clock Chip for ATI RS400 P4TM-based Systems |
发布紧急采购，3分钟左右您将得到回复。