- 您现在的位置：买卖IC网 > PDF目录67114 > IDT54FCT543ALB8 (INTEGRATED DEVICE TECHNOLOGY INC) FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CQCC28 PDF资料下载
参数资料
| 型号： | IDT54FCT543ALB8 |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 总线收发器 |
| 英文描述： | FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CQCC28 |
| 封装： | LCC-28 |
| 文件页数： | 1/7页 |
| 文件大小： | 90K |
| 代理商： | IDT54FCT543ALB8 |
MILITARYANDCOMMERCIAL TEMPERATURERANGES
IDT54/74FCT543/A/C
FASTCMOSOCTALLATCHEDTRANSCEIVER
1
AUGUST 2003
MILITARY AND COMMERCIAL TEMPERATURE RANGES
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
2003 Integrated Device Technology, Inc.
DSC-4602/8
FUNCTIONAL BLOCK DIAGRAM
IDT54/74FCT543/A/C
FAST CMOS
OCTAL LATCHED
TRANSCEIVER
DESCRIPTION:
The FCT543 is a non-inverting octal transceiver built using an advanced
dual metal CMOS technology. These devices contain two sets of eight D-
type latches with separate input and output controls for each set. For data
flow from A to B, for example, the A-to-B Enable (
CEAB) input must be low
in order to enter data from A0–A7 or to take data from B0–B7, as indicated
in the Function Table. With
CEAB low, a low signal on the A-to-B Latch
Enable (
LEAB) input makes the A-to-B latches transparent; a subsequent
low-to-high transition of the
LEAB signal puts the A latches in the storage
mode and their outputs no longer change with the A inputs. With
CEAB and
OEAB both low, the 3-state B output buffers are active and reflect the data
present at the output of the A latches. Control of data from B to A is similar,
but uses the
CEBA, LEBA and OEBA inputs.
Q
D
LE
A0
B0
QD
LE
DETAIL A x 7
DETAIL A
A1
A2
A4
A5
A6
A7
A3
B1
B2
B3
B4
B5
B6
B7
OEAB
CEAB
LEAB
OEBA
CEBA
LEBA
4
5
6
7
8
9
10
2
23
1
3
22
21
20
19
18
17
16
15
13
11
14
FEATURES:
IDT54FCT543 equivalent to FAST speed
IDT54/74FCT543A up to 25% faster than FAST
IDT74FCT543C up to 40% faster than FAST
Eqivalent to FAST output drive over full temperature and voltage
supply extremes
IOL = 64mA (commercial) and 48mA (military)
Separate controls for data flow in each direction
Back-to-back latches for storage
CMOS power levels (1mW typ. static)
Substantially lower input current levels than FAST (5
μμμμμA max.)
TTL input and output level compatible
CMOS output level compatible
MIlitary product compliant to MIL-STD-883, Class B
Available in the following packages:
– Commercial: SOIC
– Military: CERDIP, LCC
相关PDF资料 |
PDF描述 |
|---|---|
| IDT54FCT574TEB | FCT SERIES, 8-BIT DRIVER, TRUE OUTPUT, CDFP20 |
| IDT54FCT648ATLB8 | FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, CQCC28 |
| IDT54FCT652ATLB8 | FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CQCC28 |
| IDT54FCT821BLB8 | FCT SERIES, 10-BIT DRIVER, TRUE OUTPUT, CQCC28 |
| IDT5991A-2JG8 | 5991 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC32 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT54FCT543ATDB | 制造商:MAJOR 功能描述: |
| IDT54FCT573ADB | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT54FCT573ATDB | 制造商:Integrated Device Technology Inc 功能描述: 制造商:Integrated Device Technology Inc 功能描述:IC REGISTER OCTAL D 20CERDIP |
| IDT54FCT573ATLB | 制造商:Integrated Device Technology Inc 功能描述:IC REGISTER OCTAL D 20LCC |
| IDT54FCT573CTDB | 制造商:Integrated Device Technology Inc 功能描述:IC REGISTER OCTAL D 20CERDIP |
发布紧急采购，3分钟左右您将得到回复。