- 您现在的位置：买卖IC网 > PDF目录378608 > IDT5991A-5JI (INTEGRATED DEVICE TECHNOLOGY INC) PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK PDF资料下载
参数资料
| 型号： | IDT5991A-5JI |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟及定时 |
| 英文描述： | PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK |
| 中文描述： | 5991 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC32 |
| 封装： | PLASTIC, LCC-32 |
| 文件页数： | 3/8页 |
| 文件大小： | 67K |
| 代理商： | IDT5991A-5JI |
3
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
IDT5991A
PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK
FS = LOW
1/(44 x F
NOM
)
15 to 35MHz
FS = MID
1/(26 x F
NOM
)
25 to 60MHz
FS = HIGH
1/(16 x F
NOM
)
40 to 100MHz
Comments
Timng Unit Calculation (t
U
)
VCO Frequency Range (F
NOM
)
(1,2)
Skew Adjustment Range
(3)
Max Adjustment:
±9.09ns
±49o
±14%
t
U
= 1.52ns
t
U
= 0.91ns
t
U
= 0.76ns
—
—
—
±9.23ns
±83o
±23%
—
t
U
= 1.54ns
t
U
= 1.28ns
t
U
= 0.96ns
t
U
= 0.77ns
—
±9.38ns
±135o
±37%
—
—
—
t
U
= 1.56ns
t
U
= 1.25ns
t
U
= 0.78ns
ns
Phase Degrees
% of Cycle Time
Example 1, F
NOM
= 15MHz
Example 2, F
NOM
= 25MHz
Example 3, F
NOM
= 30MHz
Example 4, F
NOM
= 40MHz
Example 5, F
NOM
= 50MHz
Example 6, F
NOM
= 80MHz
PLL PROGRAMMABLE SK EW RANGE AND RESOLUTION TABLE
CONTROL SUMMARY TABLE FOR FEEDBACK SIGNALS
nF1:0
Skew (Pair #1, #2)
LL
(1)
LM
LH
ML
MM
Zero Skew
MH
HL
HM
HH
Skew (Pair #3)
Divide by 2
–6t
U
–4t
U
–2t
U
Zero Skew
2t
U
4t
U
6t
U
Divide by 4
Skew (Pair #4)
Divide by 2
–6t
U
–4t
U
–2t
U
Zero Skew
2t
U
4t
U
6t
U
Inverted
(2)
–4t
U
–3t
U
–2t
U
–1t
U
1t
U
2t
U
3t
U
4t
U
NOTES:
1.
2.
LL disables outputs if TEST = MID and GND/
sOE
= HIGH.
When pair #4 is set to HH (inverted), GND/
sOE
disables pair #4 HIGH when V
CCQ
/PE = HIGH, GND/
sOE
disables pair #4 LOW when V
CCQ
/PE = LOW.
EX TERNAL FEEDBACK
By providing external feedback, the IDT5991A gives users flexibility
with regard to skew adjustment. The FB signal is compared with the
input REF signal at the phase detector in order to drive the VCO. Phase
differences cause the VCO of the PLL to adjust upwards or downwards
accordingly.
NOTES:
1. The device may be operated outside recommended frequency ranges without damage, but functional operation is not guaranteed. Selecting the appropriate FS value based on
input frequency range allows the PLL to operate in its ‘sweet spot’ where jitter is lowest.
2. The level to be set on FS is determned by the nomnal operating frequency of the VCO and Time Unit Generator. The VCO frequency always appears at 1Q
1:0
, 2Q
1:0
, and the
higher outputs when they are operated in their undivided modes. The frequency appearing at the REF and FB inputs will be the same as the VCO when the output connected
to FB is undivided. The frequency of the REF and FB inputs will be 1/2 or 1/4 the VCO frequency when the part is configured for a frequency multiplication by using a divided
output as the FB input.
3. Skew adjustment range assumes that a zero skew output is used for feedback. If a skewed Q output is used for feedback, then adjustment range will be greater. For example
if a 4t
U
skewed output is used for feedback, all other outputs will be skewed –4t
U
in addition to whatever skew value is programmed for those outputs. ‘Max adjustment’ range
applies to output pairs 3 and 4 where ± 6t
U
skew adjustment is possible and at the lowest F
NOM
value.
An internal loop filter moderates the response of the VCO to the
phase detector. The loop filter transfer function has been chosen to
provide mnimal jitter (or frequency variation) while still providing accu-
rate responses to input frequency changes.
相关PDF资料 |
PDF描述 |
|---|---|
| IDT5T2010 | 2.5V ZERO DELAY PLL CLOCK DRIVER TERACLOCK |
| IDT5T2010BBI | 2.5V ZERO DELAY PLL CLOCK DRIVER TERACLOCK |
| IDT5T2010NLI | 2.5V ZERO DELAY PLL CLOCK DRIVER TERACLOCK |
| IDT5V927 | Quad Output Clock Generator |
| IDT7006 | HIGH-SPEED 16K x 8 DUAL-PORT STATIC RAM |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT5991A-7JGI | 功能描述:IC CLK DVR PLL FANOUT 32-PLCC RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:TurboClock™ 标准包装:1,000 系列:- 类型:时钟/频率合成器，扇出分配 PLL:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 除法器/乘法器:- 电源电压:- 工作温度:- 安装类型:表面贴装 封装/外壳:56-VFQFN 裸露焊盘 供应商设备封装:56-VFQFP-EP（8x8） 包装:带卷 (TR) 其它名称:844S012AKI-01LFT |
| IDT5991A-7JGI8 | 功能描述:IC CLK DVR PLL FANOUT 32-PLCC RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:TurboClock™ 标准包装:1,000 系列:- 类型:时钟/频率合成器，扇出分配 PLL:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 除法器/乘法器:- 电源电压:- 工作温度:- 安装类型:表面贴装 封装/外壳:56-VFQFN 裸露焊盘 供应商设备封装:56-VFQFP-EP（8x8） 包装:带卷 (TR) 其它名称:844S012AKI-01LFT |
| IDT5991A-7JI | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT59920A-5SOI | 制造商:MAJOR 功能描述: |
| IDT5992A2J | 制造商:Integrated Device Technology Inc 功能描述: |
发布紧急采购，3分钟左右您将得到回复。