- 您现在的位置：买卖IC网 > PDF目录378608 > IDT5991A-5JI (INTEGRATED DEVICE TECHNOLOGY INC) PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK PDF资料下载
参数资料
| 型号： | IDT5991A-5JI |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟及定时 |
| 英文描述： | PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK |
| 中文描述： | 5991 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC32 |
| 封装： | PLASTIC, LCC-32 |
| 文件页数： | 7/8页 |
| 文件大小： | 67K |
| 代理商： | IDT5991A-5JI |
7
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
IDT5991A
PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK
REF
FB
Q
OTHER Q
INVERTED Q
REF DIVIDED BY 2
REF DIVIDED BY 4
t
JR
t
REF
t
PD
t
SKEW2
t
SKEW3, 4
t
SKEW1, 3, 4
t
SKEW2, 4
t
SKEW3, 4
t
SKEW3, 4
t
SKEW2
t
SKEWPR
t
SKEW0, 1
t
ODCV
t
ODCV
t
RPWH
t
RPWL
t
SKEWPR
t
SKEW0, 1
AC TIMING DIAGRAM
NOTES:
V
CCQ
/PE: The AC Timng Diagramapplies to V
CCQ
/PE=V
DD
. For V
CCQ
/PE=GND, the negative edge of FB aligns with the negative edge of REF, divided outputs change on the
negative edge of REF, and the positive edges of the divide-by-2 and the divide-by-4 signals align.
Skew:
The time between the earliest and the latest output transition among all outputs for which the same t
U
delay has been selected when all are loaded with 50pF (30pF for
-2 and -5) and termnated with 50
to 2.06V.
t
SKEWPR
:
The skew between a pair of outputs (xQ
0
and xQ
1
) when all eight outputs are selected for 0t
U
.
t
SKEW0
:
The skew between outputs when they are selected for 0t
U
.
t
DEV
:
The output-to-output skew between any two devices operating under the same conditions (V
CC
,
ambient temperature, air flow, etc.)
t
ODCV
:
The deviation of the output froma 50% duty cycle. Output pulse width variations are included in t
SKEW2
and t
SKEW4
specifications.
t
PWH
is measured at 2V.
t
PWL
is measured at 0.8V.
t
ORISE
and t
OFALL
are measured between 0.8V and 2V.
t
LOCK
:
The time that is required before synchronization is achieved. This specification is valid only after V
CC
is stable and within normal operating limts. This parameter is measured
fromthe application of a new signal or frequency at REF or FB until t
PD
is within specified limts.
相关PDF资料 |
PDF描述 |
|---|---|
| IDT5T2010 | 2.5V ZERO DELAY PLL CLOCK DRIVER TERACLOCK |
| IDT5T2010BBI | 2.5V ZERO DELAY PLL CLOCK DRIVER TERACLOCK |
| IDT5T2010NLI | 2.5V ZERO DELAY PLL CLOCK DRIVER TERACLOCK |
| IDT5V927 | Quad Output Clock Generator |
| IDT7006 | HIGH-SPEED 16K x 8 DUAL-PORT STATIC RAM |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT5991A-7JGI | 功能描述:IC CLK DVR PLL FANOUT 32-PLCC RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:TurboClock™ 标准包装:1,000 系列:- 类型:时钟/频率合成器，扇出分配 PLL:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 除法器/乘法器:- 电源电压:- 工作温度:- 安装类型:表面贴装 封装/外壳:56-VFQFN 裸露焊盘 供应商设备封装:56-VFQFP-EP（8x8） 包装:带卷 (TR) 其它名称:844S012AKI-01LFT |
| IDT5991A-7JGI8 | 功能描述:IC CLK DVR PLL FANOUT 32-PLCC RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:TurboClock™ 标准包装:1,000 系列:- 类型:时钟/频率合成器，扇出分配 PLL:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 除法器/乘法器:- 电源电压:- 工作温度:- 安装类型:表面贴装 封装/外壳:56-VFQFN 裸露焊盘 供应商设备封装:56-VFQFP-EP（8x8） 包装:带卷 (TR) 其它名称:844S012AKI-01LFT |
| IDT5991A-7JI | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT59920A-5SOI | 制造商:MAJOR 功能描述: |
| IDT5992A2J | 制造商:Integrated Device Technology Inc 功能描述: |
发布紧急采购，3分钟左右您将得到回复。