- 您现在的位置：买卖IC网 > PDF目录378608 > IDT5T2010NLI (INTEGRATED DEVICE TECHNOLOGY INC) 2.5V ZERO DELAY PLL CLOCK DRIVER TERACLOCK PDF资料下载
参数资料
| 型号： | IDT5T2010NLI |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟及定时 |
| 英文描述： | 2.5V ZERO DELAY PLL CLOCK DRIVER TERACLOCK |
| 中文描述： | 5T SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC68 |
| 封装： | PLASTIC, VFQFN-68 |
| 文件页数： | 14/23页 |
| 文件大小： | 157K |
| 代理商： | IDT5T2010NLI |
14
INDUSTRIAL TEMPERATURE RANGE
IDT5T2010
2.5V ZERO DELAY PLL CLOCK DRIVER TERACLOCK
NOTES:
1. See RECOMMENDED OPERATING RANGE table.
2. For 1.8V LVTTL single-ended operation, the RxS pin is MID and
REF
[1:0]
/V
REF
[1:0]
is left floating. If TxS is MID,
FB
/V
REF
2
should be left floating.
3. V
DIF
specifies the mnimuminput differential voltage (V
TR
- V
CP
) required for switching where V
TR
is the "true" input level and V
CP
is the "complement" input level. Differential mode
only. The DC differential voltage must be maintained to guarantee retaining the existing HIGH or LOW input. The AC differential voltage must be achieved to guarantee switching
to a new state.
4. V
CM
specifies the maximumallowable range of (V
TR
+ V
CP
) /2. Differential mode only.
5. For single-ended operation in differential mode,
REF
[1:0]
/V
REF
[1:0]
is tied to the DC voltage V
REF
[1:0]
. The input is guaranteed to toggle within ±200mV of V
REF
[1:0]
when V
REF
[1:0]
is constrained within +600mV and V
DDI
-600mV, where V
DDI
is the nomnal 1.8V power supply of the device driving the REF
[1:0]
input. To guarantee switching in voltage range
specified in the JEDEC 1.8V LVTTL interface specification, V
REF
[1:0]
must be maintained at 900mV with appropriate tolerances.
6. Voltage required to maintain a logic HIGH, single-ended operation in differential mode.
7. Voltage required to maintain a logic LOW, single-ended operation in differential mode.
8. Typical values are at V
DD
= 2.5V, V
DDQ
= 1.8V, +25°C ambient.
9. The reference clock input is capable of HSTL, eHSTL, LVEPECL, 1.8V or 2.5V LVTTL operation independent of the device output. (See Input/Output Selection table.)
10.This value is the worst case mnimumV
IH
over the specification range of the 1.8V power supply. The 1.8V LVTTL specification is V
IH
= 0.65 *V
DD
where V
DD
is 1.8V ± 0.15V.
However, the LVTTL translator is supplied by a 2.5V nomnal supply on this part. To ensure compliance with the specification, the translator was designed to accept the calculated
worst case value ( V
IH
= 0.65 *[1.8 - 0.15V]) rather than reference against a nomnal 1.8V supply.
11.This value is the worst case maximumV
IL
over the specification range of the 1.8V power supply. The 1.8V LVTTL specification is V
IL
= 0.35 *V
DD
where V
DD
is 1.8V ± 0.15V.
However, the LVTTL translator is supplied by a 2.5V nomnal supply on this part. To ensure compliance with the specification, the translator was designed to accept the calculated
worst case value ( V
IL
= 0.35 *[1.8 + 0.15V]) rather than reference against a nomnal 1.8V supply.
DC ELECTRICAL CHARACTERISTICS OV ER OPERATING RANGE FOR 1.8V
LVTTL
(1)
Symbol
Parameter
Test Conditions
Input Characteristics
I
IH
Input HIGH Current
V
DD
= 2.7V
I
IL
Input LOW Current
V
DD
= 2.7V
V
IK
Clamp Diode Voltage
V
DD
= 2.3V, I
IN
= -18mA
V
IN
DC Input Voltage
Single-Ended Inputs
(2)
V
IH
DC Input HIGH
V
IL
DC Input LOW
Differential Inputs
V
DIF
DC Differential Voltage
(3,9)
V
CM
DC Common Mode Input Voltage
(4,9)
V
IH
DC Input HIGH
(5,6,9)
V
IL
DC Input LOW
(5,7,9)
V
REF
Single-Ended Reference Voltage
(5,9)
Output Characteristics
V
OH
Output HIGH Voltage
I
OH
= -6mA
I
OH
= -100
μ
A
V
OL
Output LOW Voltage
I
OL
= 6mA
I
OL
= 100
μ
A
Min.
Typ.
(8)
Max
Unit
V
I
= V
DDQ
/GND
V
I
= GND/V
DDQ
—
—
—
- 0.3
—
—
- 0.7
±5
±5
- 1.2
μ
A
V
V
V
DDQ
+ 0.3
1.073
(10)
—
—
V
V
0.683
(11)
0.2
825
—
975
—
V
900
mV
mV
mV
mV
V
REF
+ 100
—
—
V
REF
- 100
—
900
V
DDQ
- 0.4
V
DDQ
- 0.1
—
—
—
—
0.4
0.1
V
V
V
V
相关PDF资料 |
PDF描述 |
|---|---|
| IDT5V927 | Quad Output Clock Generator |
| IDT7006 | HIGH-SPEED 16K x 8 DUAL-PORT STATIC RAM |
| IDT7014S25JI | HIGH-SPEED 4K x 9DUAL-PORT STATIC RAM |
| IDT7014S25PFI | HIGH-SPEED 4K x 9DUAL-PORT STATIC RAM |
| IDT7014S20JI | HIGH-SPEED 4K x 9DUAL-PORT STATIC RAM |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT5T2110BBGI | 功能描述:IC CLK DVR 2.5V PLL DIFF 144BGA RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:TeraClock™ 标准包装:1,000 系列:- 类型:时钟/频率合成器，扇出分配 PLL:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 除法器/乘法器:- 电源电压:- 工作温度:- 安装类型:表面贴装 封装/外壳:56-VFQFN 裸露焊盘 供应商设备封装:56-VFQFP-EP（8x8） 包装:带卷 (TR) 其它名称:844S012AKI-01LFT |
| IDT5T2110BBGI8 | 功能描述:IC CLK DVR 2.5V PLL DIFF 144BGA RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:TeraClock™ 标准包装:1,000 系列:- 类型:时钟/频率合成器，扇出分配 PLL:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 除法器/乘法器:- 电源电压:- 工作温度:- 安装类型:表面贴装 封装/外壳:56-VFQFN 裸露焊盘 供应商设备封装:56-VFQFP-EP（8x8） 包装:带卷 (TR) 其它名称:844S012AKI-01LFT |
| IDT5T2110NLGI | 功能描述:IC CLK DRIVER PLL DIFF 68-VFQFPN RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:TeraClock™ 标准包装:1,000 系列:- 类型:时钟/频率合成器，扇出分配 PLL:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 除法器/乘法器:- 电源电压:- 工作温度:- 安装类型:表面贴装 封装/外壳:56-VFQFN 裸露焊盘 供应商设备封装:56-VFQFP-EP（8x8） 包装:带卷 (TR) 其它名称:844S012AKI-01LFT |
| IDT5T2110NLGI8 | 功能描述:IC CLK DRIVER PLL DIFF 68-VFQFPN RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:TeraClock™ 标准包装:1,000 系列:- 类型:时钟/频率合成器，扇出分配 PLL:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 除法器/乘法器:- 电源电压:- 工作温度:- 安装类型:表面贴装 封装/外壳:56-VFQFN 裸露焊盘 供应商设备封装:56-VFQFP-EP（8x8） 包装:带卷 (TR) 其它名称:844S012AKI-01LFT |
| IDT5T30553DCG | 功能描述:IC CLOCK BUFFER 1:4 200MHZ 8SOIC RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟缓冲器，驱动器 系列:- 产品培训模块:High Bandwidth Product Overview 标准包装:1,000 系列:Precision Edge® 类型:扇出缓冲器（分配） 电路数:1 比率 - 输入:输出:1:4 差分 - 输入:输出:是/是 输入:CML，LVDS，LVPECL 输出:CML 频率 - 最大:2.5GHz 电源电压:2.375 V ~ 2.625 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-VFQFN 裸露焊盘，16-MLF? 供应商设备封装:16-MLF?（3x3） 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。