参数资料
型号: IDT5T9110BBI
厂商: INTEGRATED DEVICE TECHNOLOGY INC
元件分类: 时钟及定时
英文描述: 5T SERIES, PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA144
封装: PLASTIC, BGA-144
文件页数: 8/23页
文件大小: 171K
代理商: IDT5T9110BBI
16
INDUSTRIALTEMPERATURERANGE
IDT5T9110
2.5V PROGRAMMABLE SKEW PLL DIFFERENTIAL CLOCK DRIVER TERACLOCK
AC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Symbol
Parameter
Min.
Typ.
Max
Unit
FNOM
VCO Frequency Range
see Programmable Skew and Resolution Table
tRPW
Reference Clock Pulse Width HIGH or LOW
1
ns
tFPW
Feedback Input Pulse Width HIGH or LOW
1
ns
tU
Programmable Skew Time Unit
see Control Summary Table
tSK(O)
Output Skew (Rise-Rise, Fall-Fall, Nominal)(1,2)
100
ps
tSK1(
ω)
Multiple Frequency Skew (Rise-Rise, Fall-Fall, Nominal-Divided, Divided-Divided)(1,2,3)
100
ps
tSK2(
ω)
Multiple Frequency Skew (Rise-Fall, Nominal-Divided, Divided-Divided)(1,2,3)
300
ps
tSK1(INV)
Inverting Skew (Nominal-Inverted)(1,2)
——
300
ps
tSK2(INV)
Inverting Skew (Rise-Rise, Fall-Fall, Rise-Fall, Inverted-Divided)(1,2,3)
300
ps
tSK(PR)
Process Skew(1,2,4)
——
300
ps
t(
φ)
REF Input to FB Static Phase Offset(5)
-100
100
ps
tODCV
Output Duty Cycle Variation from 50%(11,12)
1.8V LVTTL
-375
375
ps
2.5V LVTTL
-275
275
tORISE
Output Rise Time(6)
HSTL / eHSTL / 1.8V LVTTL
1.2
ns
2.5V LVTTL
1
tOFALL
OutputFallTime(6)
HSTL / eHSTL / 1.8V LVTTL
1.2
ns
2.5V LVTTL
1
tL
Power-up PLL Lock Time(7)
——
1
ms
tL(
ω)
PLL Lock Time After Input Frequency Change(7)
——
1
ms
tL(PD)
PLL Lock Time After Asserting
PD Pin(7)
——
1
ms
tL(REFSEL1)
PLL Lock Time After Change in REF_SEL(7,9)
100
μs
tL(REFSEL2)
PLL Lock Time After Change in REF_SEL (REF1 and REF0 are different frequency)(7)
——
1
ms
tJIT(CC)
Cycle-to-Cycle Output Jitter (peak-to-peak)(2,8)
50
75
ps
tJIT(PER)
PeriodJitter(peak-to-peak)(2,8)
——
75
ps
tJIT(HP)
Half Period Jitter (peak-to-peak)(2,8,10)
——
125
ps
tJIT(DUTY)
Duty Cycle Jitter (peak-to-peak)(2,8)
——
100
ps
VOX
HSTL and eHSTL Differential True and Complementary Output Crossing Voltage Level
VDDQ/2 - 150
VDDQ/2
VDDQ/2 + 150
mV
NOTES:
1.
Skew is the time between the earliest and latest output transition among all outputs for which the same tU delay has been selected, when all outputs are loaded with the specified
load.
2.
For differential LVTTL outputs, the measurement is made at VDDQ/2, where the true outputs are only compared with other true outputs and the complementary outputs are only
compared to other complementary outputs. For differential HSTL/eHSTL outputs, the measurement is made at the crossing point (VOX) of the true and complementary signals.
3.
There are three classes of outputs: nominal (multiple of tU delay), inverted, and divided (divide-by-2 or divide-by-4 mode).
4.
tSK(PR) is the output to corresponding output skew between any two devices operating under the same conditions (VDD and VDDQ, ambient temperature, air flow, etc.).
5.
t(
φ) is measured with REF and FB the same type of input, the same rise and fall times. For TxS/RxS = MID or HIGH, the measurement is taken from VTHI on REF to VTHI on
FB. For TxS/RxS = LOW, the measurement is taken from the crosspoint of REF/
REF to the crosspoint of FB/FB. All outputs are set to 0tU, FB input divider is set to divide-
by-one, and FS = HIGH.
6.
Output rise and fall times are measured between 20% to 80% of the actual output voltage swing.
7.
tL, tL(
ω), tL(REFSEL1), tL(REFSEL2), and tL(PD) are the times that are required before the synchronization is achieved. These specifications are valid only after VDD/VDDQ is stable and
within the normal operating limits. These parameters are measured from the application of a new signal at REF or FB, or after
PD is (re)asserted until t(
φ) is within specified
limits.
8.
The jitter parameters are measured with all outputs selected for 0tU, FB input divider is set to divide-by-one, and FS = HIGH.
9.
Both REF inputs must be the same frequency, but up to ±180° out of phase.
10. For HSTL/eHSTL outputs only.
11. For LVTTL outputs only.
12. tODCV is measured with all outputs selected for zero delay.
相关PDF资料
PDF描述
IDT5T9304PGGI 5T SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24
IDT5T9310NLGI 5T SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC40
IDT5T93GL02PGGI8 5T SERIES, LOW SKEW CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20
IDT5T93GL04PGI8 5T SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24
IDT5T93GL04PGGI8 5T SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24
相关代理商/技术参数
参数描述
IDT5T915PAGI 功能描述:IC CLK BUFF 1:5 250MHZ 48-TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟缓冲器,驱动器 系列:- 标准包装:74 系列:- 类型:扇出缓冲器(分配) 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 输入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 输出:HCSL,LVDS 频率 - 最大:400MHz 电源电压:3 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN(5x5) 包装:管件
IDT5T915PAGI8 功能描述:IC CLK BUFF 1:5 250MHZ 48-TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟缓冲器,驱动器 系列:- 标准包装:74 系列:- 类型:扇出缓冲器(分配) 电路数:1 比率 - 输入:输出:1:10 差分 - 输入:输出:是/是 输入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 输出:HCSL,LVDS 频率 - 最大:400MHz 电源电压:3 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN(5x5) 包装:管件
IDT5T929-10NLGI 功能描述:IC CLOCK GENERATOR PREC 28VFQFPN RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:1,500 系列:- 类型:时钟缓冲器/驱动器 PLL:是 主要目的:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 电源电压:3.3V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SSOP(0.209",5.30mm 宽) 供应商设备封装:28-SSOP 包装:带卷 (TR) 其它名称:93786AFT
IDT5T929-10NLGI8 功能描述:IC CLOCK GENERATOR PREC 28VFQFPN RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:1,500 系列:- 类型:时钟缓冲器/驱动器 PLL:是 主要目的:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 电源电压:3.3V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SSOP(0.209",5.30mm 宽) 供应商设备封装:28-SSOP 包装:带卷 (TR) 其它名称:93786AFT
IDT5T929-30NLGI 功能描述:IC CLOCK GENERATOR PREC 28VFQFPN RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:1,500 系列:- 类型:时钟缓冲器/驱动器 PLL:是 主要目的:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 电源电压:3.3V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SSOP(0.209",5.30mm 宽) 供应商设备封装:28-SSOP 包装:带卷 (TR) 其它名称:93786AFT