参数资料
型号: IDT70P5258ML55BZI8
厂商: IDT, Integrated Device Technology Inc
文件页数: 13/14页
文件大小: 0K
描述: IC SRAM 128KBIT 55NS 144FBGA
标准包装: 2,000
格式 - 存储器: RAM
存储器类型: SRAM - 三端口,异步
存储容量: 128K(8K x 16)
速度: 55ns
接口: 并联
电源电压: 1.7 V ~ 1.9 V
工作温度: -40°C ~ 85°C
封装/外壳: 144-LFBGA
供应商设备封装: 144-CABGA(7x7)
包装: 带卷 (TR)
其它名称: 70P5258ML55BZI8
IDT70X525XML
Low Power 4K x 8 TriPort Static RAM
Interrupts
If the user chooses the interrupt function, a memory location (mailbox
or message center) is assigned to each port. Interrupt P 1 - P 2 of Port 1
( INT P 1 - P 2 ) is asserted when Port 2 writes to memory location FFE(HEX),
where a write is defined as CE = R/ W = V IL per Truth Table II. Port 1 clears
the interrupt by accessing address location FFE when BE 0 = V IL , R/ W is
a "don't care". Interrupt P 1 - P 3 of Port 1 ( INT P 1 - P 3 ) is asserted when Port
3 writes to memory location FFE (HEX), where a write is defined as CE =
R/ W = V IL . Port 1 clears the interrupt by accessing address location FFE
Truth Table II - Interrupt Flag
Port 1
Preliminary
Industrial Temperature Range
when BE 1 = V IL , R/ W is a "don't care". Port 2's interrupt flag ( INT P 2 - P 1 )
is asserted when Port 1 writes to memory location FFF (HEX), where a
write is defined as BE 0 = R/ W = V IL . Port 2 clears the interrupt by accessing
address location FFF when CE = V IL , R/ W is a "don't care". Likewise, Port
3's interrupt flag ( INT P 3 - P 1 ) is asserted when Port 1 writes to memory
location FFF (HEX), where a write is defined as BE 1 = R/ W = V IL . Port 3
clears the interrupt by accessing address location FFF when CE = V IL , R/
W is a "don't care".
Port 2 or 3
R/ W
BE 0
BE 1
OE
A 11 - A 0 INT P 1 - P 2 INT P 1 - P 3
R/ W
CE
OE
A 11 - A 0
INT P x - P 1
Function
L
X
L
X
X
X
X
X
L
X
H
X
X
L
X
H
H
X
L
X
X
H
X
L
X
X
X
X
X
L
X
L
FFF
X
FFF
X
X
FFE
X
FFE
X
X
X
X
L
H
X
X
X
X
X
X
X
X
L
H
X
X
X
X
L
X
L
X
X
L
X
L
L
X
L
X
X
L
X
L
X
X
X
X
X
FFF
X
FFF
FFE
X
FFE
X
L
H
L
H
X
X
X
X
Set P2 INT Flag
Reset P2 INT Flag
Set P3 INT Flag
Reset P3 INT Flag
Set P1 INT P1-P2 Flag (1)
Reset P1 INT P1-P2 Flag
Set P1 INT P1-P3 Flag (2)
Reset P1 INT P1-P3 Flag
NOTE:
1. Port 2 sets the INT P1 - P2 flag on Port 1 so all signals refer to Port 2.
2. Port 3 sets the INT P1 - P3 flag on Port 1 so all signals refer to Port 3.
13
6.42
5681 tbl 14
相关PDF资料
PDF描述
MPC8560VT667LC IC MPU POWERQUICC III 783-FCPBGA
XC4020XL-2PQ240C IC FPGA C-TEMP 3.3V 2SPD 240PQFP
XC4020XL-2PQ208I IC FPGA I-TEMP 3.3V 2SPD 208PQFP
XC4020XL-2PQ208C IC FPGA C-TEMP 3.3V 2SPD 208PQFP
MPC8572ECLVTAULE MPU POWERQUICC III 1023FCPBGA
相关代理商/技术参数
参数描述
IDT70P525ML55BZGI 功能描述:IC SRAM 128KBIT 55NS 144FBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:1,000 系列:- 格式 - 存储器:RAM 存储器类型:SRAM - 双端口,同步 存储容量:1.125M(32K x 36) 速度:5ns 接口:并联 电源电压:3.15 V ~ 3.45 V 工作温度:-40°C ~ 85°C 封装/外壳:256-LBGA 供应商设备封装:256-CABGA(17x17) 包装:带卷 (TR) 其它名称:70V3579S5BCI8
IDT70P525ML55BZI 功能描述:IC SRAM 128KBIT 55NS 144FBGA RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:1,000 系列:- 格式 - 存储器:RAM 存储器类型:SRAM - 双端口,同步 存储容量:1.125M(32K x 36) 速度:5ns 接口:并联 电源电压:3.15 V ~ 3.45 V 工作温度:-40°C ~ 85°C 封装/外壳:256-LBGA 供应商设备封装:256-CABGA(17x17) 包装:带卷 (TR) 其它名称:70V3579S5BCI8
IDT70P525ML55BZI8 功能描述:IC SRAM 128KBIT 55NS 144FBGA RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:45 系列:- 格式 - 存储器:RAM 存储器类型:SRAM - 双端口,异步 存储容量:128K(8K x 16) 速度:15ns 接口:并联 电源电压:3 V ~ 3.6 V 工作温度:0°C ~ 70°C 封装/外壳:100-LQFP 供应商设备封装:100-TQFP(14x14) 包装:托盘 其它名称:70V25S15PF
IDT70P9268L50BYGI 功能描述:IC SRAM 256KBIT 50MHZ 100FBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:45 系列:- 格式 - 存储器:RAM 存储器类型:SRAM - 双端口,异步 存储容量:128K(8K x 16) 速度:15ns 接口:并联 电源电压:3 V ~ 3.6 V 工作温度:0°C ~ 70°C 封装/外壳:100-LQFP 供应商设备封装:100-TQFP(14x14) 包装:托盘 其它名称:70V25S15PF
IDT70P9268L50BYGI8 功能描述:IC SRAM 256KBIT 50MHZ 100FBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:45 系列:- 格式 - 存储器:RAM 存储器类型:SRAM - 双端口,异步 存储容量:128K(8K x 16) 速度:15ns 接口:并联 电源电压:3 V ~ 3.6 V 工作温度:0°C ~ 70°C 封装/外壳:100-LQFP 供应商设备封装:100-TQFP(14x14) 包装:托盘 其它名称:70V25S15PF