参数资料
型号: IDT70V3589S166DRG8
厂商: IDT, Integrated Device Technology Inc
文件页数: 14/23页
文件大小: 0K
描述: IC SRAM 2MBIT 166MHZ 208QFP
标准包装: 200
格式 - 存储器: RAM
存储器类型: SRAM - 双端口,同步
存储容量: 2M(64K x 36)
速度: 166MHz
接口: 并联
电源电压: 3.15 V ~ 3.45 V
工作温度: 0°C ~ 70°C
封装/外壳: 208-BFQFP
供应商设备封装: 208-PQFP(28x28)
包装: 带卷 (TR)
其它名称: 70V3589S166DRG8
IDT70V3599/89S
High-Speed 3.3V 128/64K x 36 Dual-Port Synchronous Static RAM
Industrial and Commercial Temperature Ranges
Timing Waveform of Left Port Write to Pipelined Right Port Read (1,2,4)
CLK "A"
R/ W "A"
t SW
t SA
t HW
t HA
ADDRESS "A"
DATA IN"A"
MATCH
t SD
t HD
VALID
NO
MATCH
t CO (3)
CLK "B"
t CD2
R/ W "B"
t SW
t SA
t HW
t HA
ADDRESS "B"
DATA OUT"B"
MATCH
NO
MATCH
VALID
NOTES:
t DC
5617 drw 10
1. CE 0 , BE n , and ADS = V IL ; CE 1 and REPEAT = V IH .
2. OE = V IL for Port "B", which is being read from. OE = V IH for Port "A", which is being written to.
3. If t CO < minimum specified, then data from Port "B" read is not valid until following Port "B" clock cycle (ie, time from write to valid read on opposite port will be
t CO + 2 t CYC2 + t CD2 ). If t CO > minimum, then data from Port "B" read is available on first Port "B" clock cycle (ie, time from write to valid read on opposite port
will be t CO + t CYC2 + t CD2 ).
4. All timing is the same for Left and Right ports. Port "A" may be either Left or Right port. Port "B" is the opposite of Port "A"
Timing Waveform with Port-to-Port Flow-Through Read (1,2,4)
CLK "A"
R/ W "A"
t SW
t SA
t HW
t HA
ADDRESS "A"
DATA IN "A"
MATCH
t SD
t HD
VALID
t CO
(3)
NO
MATCH
CLK "B"
t CD1
R/ W "B"
t SW
t SA
t HW
t HA
ADDRESS "B"
MATCH
NO
MATCH
t CD1
DATA OUT "B"
NOTES:
t DC
VALID
t DC
VALID
5617 drw 11
1. CE 0 , BE n, and ADS = V IL ; CE 1 and REPEAT = V IH .
2. OE = V IL for the Right Port, which is being read from. OE = V IH for the Left Port, which is being written to.
3. If t CO < minimum specified, then data from Port "B" read is not valid until following Port "B" clock cycle (i.e., time from write to valid read on opposite port will be
t CO + t CYC + t CD1 ). If t CO > minimum, then data from Port "B" read is available on first Port "B" clock cycle (i.e., time from write to valid read on opposite port will
be t CO + t CD1 ).
4. All timing is the same for both left and right ports. Port "A" may be either left or right port. Port "B" is the opposite of Port "A".
14
6.42
相关PDF资料
PDF描述
MPC850ZQ80BU IC MPU PWRQUICC 80MHZ 256-PBGA
IDT7027L55G IC SRAM 512KBIT 55NS 108PGA
AYF333535 CONN SOCKET FPC 0.3MM 35POS SMD
IDT70T3589S200BC IC SRAM 2MBIT 200MHZ 256BGA
IDT70T3399S200BC IC SRAM 2MBIT 200MHZ 256BGA
相关代理商/技术参数
参数描述
IDT70V3599S133BC 功能描述:IC SRAM 4MBIT 133MHZ 256BGA RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:3,000 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:8K (1K x 8) 速度:400kHz 接口:I²C,2 线串口 电源电压:1.7 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC(0.154",3.90mm 宽) 供应商设备封装:8-SOIC 包装:带卷 (TR)
IDT70V3599S133BC8 功能描述:IC SRAM 4MBIT 133MHZ 256BGA RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:3,000 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:8K (1K x 8) 速度:400kHz 接口:I²C,2 线串口 电源电压:1.7 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC(0.154",3.90mm 宽) 供应商设备封装:8-SOIC 包装:带卷 (TR)
IDT70V3599S133BCGI 制造商:Integrated Device Technology Inc 功能描述:IC SRAM 4.5MBIT 133MHZ 256CABGA
IDT70V3599S133BCI 功能描述:IC SRAM 4MBIT 133MHZ 256BGA RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:2,500 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:1K (128 x 8) 速度:100kHz 接口:UNI/O?(单线) 电源电压:1.8 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-TSSOP,8-MSOP(0.118",3.00mm 宽) 供应商设备封装:8-MSOP 包装:带卷 (TR)
IDT70V3599S133BCI8 功能描述:IC SRAM 4MBIT 133MHZ 256BGA RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:3,000 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:8K (1K x 8) 速度:400kHz 接口:I²C,2 线串口 电源电压:1.7 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC(0.154",3.90mm 宽) 供应商设备封装:8-SOIC 包装:带卷 (TR)