- 您现在的位置：买卖IC网 > PDF目录377311 > IDT7143SA90PFB (INTEGRATED DEVICE TECHNOLOGY INC) HIGH-SPEED 2K x 16 CMOS DUAL-PORT STATIC RAMS PDF资料下载
参数资料
| 型号： | IDT7143SA90PFB |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | DRAM |
| 英文描述： | HIGH-SPEED 2K x 16 CMOS DUAL-PORT STATIC RAMS |
| 中文描述： | 2K X 16 DUAL-PORT SRAM, 90 ns, PQFP100 |
| 封装： | TQFP-100 |
| 文件页数： | 10/16页 |
| 文件大小： | 140K |
| 代理商： | IDT7143SA90PFB |
6.42
IDT7133SA/LA, IDT7143SA/LA
High-Speed 2K x 16 Dual-Port RAM Military, Industrial and Commercial Temperature Ranges
%*.5*
.$-123
<!
NOTES:
1. Port-to-port delay through RAMcells fromwriting port to reading port, refer to
“
Timng Waveformof Write with Port-to-Port Read and Busy".
2. t
BDD
is calculated parameter and is greater of 0, t
WDD
- t
WP
(actual) or t
DDD
- t
DW
(actual).
3. To ensure that the earlier of the two ports wins.
4. To ensure that the write cycle is inhibited on port "B" during contention on port "A".
5. To ensure that a write cycle is completed on port "B" after contention on port "A".
6. 'X' in part number indicates power rating (SA or LA).
7133X20
7143X20
Com'l Only
7133X25
7143X25
Coml, Ind
& Military
7133X35
7143X35
Coml, Ind
& Military
Symbol
Parameter
Min.
Max.
Min.
Max.
Min.
Max.
Unit
BUSY
TIMING (For MASTER 71V33)
t
BAA
BUSY
Access Time fromAddress
____
20
____
20
____
30
ns
t
BDA
BUSY
Disable Time fromAddress
____
20
____
20
____
30
ns
t
BAC
BUSY
Access Time fromChip Enable
____
20
____
20
____
25
ns
t
BDC
BUSY
Disable Time fromChip Enable
____
17
____
20
____
25
ns
t
WDD
Write Pulse to Data Delay
(1)
____
40
____
50
____
60
ns
t
DDD
Write Data Valid to Read Data Delay
(1)
____
30
____
35
____
45
ns
t
BDD
BUSY
Disable to Valid Data
(2)
____
25
____
30
____
35
ns
t
APS
Arbitration Priority Set-up Time
(3)
5
____
5
____
5
____
ns
t
WH
Write Hold After
BUSY
(5)
20
____
20
____
25
____
ns
BUSY
INPUT TIMING (For SLAVE 71V43)
t
WB
BUSY
Input to Write
(4)
0
____
0
____
0
____
ns
t
WH
Write Hold After
BUSY
(5)
20
____
20
____
25
____
ns
t
WDD
Write Pulse to Data Delay
(1)
____
40
____
50
____
60
ns
t
DDD
Write Data Valid to Read Data Delay
(1)
____
30
____
35
____
45
ns
2746 tbl 12a
7133X45
7143X45
Com'l &
Military
7133X55
7143X55
Coml, Ind
& Military
7133X70/90
7143X70/90
Com'l &
Military
Symbol
Parameter
Min.
Max.
Min.
Max.
Min.
Max.
Unit
BUSY
TIMING (For MASTER 71V33)
t
BAA
BUSY
Access Time fromAddress
____
40
____
40
____
45/45
ns
t
BDA
BUSY
Disable Time fromAddress
____
40
____
40
____
45/45
ns
t
BAC
BUSY
Access Time fromChip Enable
____
30
____
35
____
35/35
ns
t
BDC
BUSY
Disable Time fromChip Enable
____
25
____
30
____
30/30
ns
t
WDD
Write Pulse to Data Delay
(1)
____
80
____
80
____
90/90
ns
t
DDD
Write Data Valid to Read Data Delay
(1)
____
55
____
55
____
70/70
ns
t
BDD
BUSY
Disable to Valid Data
(2)
____
40
____
40
____
40/40
ns
t
APS
Arbitration Priority Set-up Time
(3)
5
____
5
____
5/5
____
ns
t
WH
Write Hold After
BUSY
(5)
30
____
30
____
30/30
____
ns
BUSY
INPUT TIMING (For SLAVE 71V43)
t
WB
BUSY
Input to Write
(4)
0
____
0
____
0/0
____
ns
t
WH
Write Hold After
BUSY
(5)
30
____
30
____
30/30
____
ns
t
WDD
Write Pulse to Data Delay
(1)
____
80
____
80
____
90/90
ns
t
DDD
Write Data Valid to Read Data Delay
(1)
____
55
____
55
____
70/70
ns
2746 tbl 12b
相关PDF资料 |
PDF描述 |
|---|---|
| IDT7143SA90PFI | HIGH-SPEED 2K x 16 CMOS DUAL-PORT STATIC RAMS |
| IDT7133LA25GB | HIGH-SPEED 2K x 16 CMOS DUAL-PORT STATIC RAMS |
| IDT7143LA25GB | HIGH-SPEED 2K x 16 CMOS DUAL-PORT STATIC RAMS |
| IDT7133LA25GI | HIGH-SPEED 2K x 16 CMOS DUAL-PORT STATIC RAMS |
| IDT7143LA25GI | HIGH-SPEED 2K x 16 CMOS DUAL-PORT STATIC RAMS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IDT71502L25J | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT71502S35J | 制造商:Integrated Device Technology Inc 功能描述:Static RAM, 4Kx16, 52 Pin, Plastic, LDCC |
| IDT7164L100DB | 制造商:Integrated Device Technology Inc 功能描述:IC SRAM 64KBIT 100NS 28CDIP |
| IDT7164L120DB | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT7164L15P | 制造商:Integrated Device Technology Inc 功能描述: |
发布紧急采购，3分钟左右您将得到回复。