参数资料
型号: IDT71V30L25TF
厂商: IDT, Integrated Device Technology Inc
文件页数: 13/14页
文件大小: 0K
描述: IC SRAM 8KBIT 25NS 64TQFP
标准包装: 40
格式 - 存储器: RAM
存储器类型: SRAM - 双端口,异步
存储容量: 8K (1K x 8)
速度: 25ns
接口: 并联
电源电压: 3 V ~ 3.6 V
工作温度: 0°C ~ 70°C
封装/外壳: 64-LQFP
供应商设备封装: 64-TQFP(10x10)
包装: 托盘
其它名称: 71V30L25TF
IDT71V30S/L
High-Speed 1K x 8 Dual-Port Static RAM with Interrupts
Functional Description
The IDT71V30 provides two ports with separate control, address
and I/O pins that permit independent access for reads or writes to any
location in memory. The IDT71V30 has an automatic power down
feature controlled by CE. The CE controls on-chip power down circuitry
that permits the respective port to go into a standby mode when not
selected ( CE = V IH ). When a port is enabled, access to the entire
memory array is permitted.
Interrupts
If the user chooses the interrupt function, a memory location (mail
box or message center) is assigned to each port. The left port interrupt
flag ( INT L ) is asserted when the right port writes to memory location
3FE (HEX), where a write is defined as the CE = R/ W = V IL per Truth
Table II. The left port clears the interrupt by accessing address location
3FE access with CE R = OE R = V IL, R/ W is a "don't care". Likewise, the
right port interrupt flag ( INT R ) is asserted when the left port writes to
memory location 3FF (HEX) and to clear the interrupt flag ( INT R ), the
right port must access the memory location 3FF. The message (8 bits)
Industrial and Commercial Temperature Ranges
at 3FE or 3FF is user-defined, since it is an addressable SRAM location.
If the interrupt function is not used, address locations 3FE and 3FF are not
used as mail boxes, and are part of the random access memory. Refer
to Table II for the interrupt operation.
Busy Logic
Busy Logic provides a hardware indication that both ports of the
SRAM have accessed the same location at the same time. It also
allows one of the two accesses to proceed and signals the other side
that the SRAM is “Busy”. The BUSY pin can then be used to stall the
access until the operation on the other side is completed. If a write
operation has been attempted from the side that receives a BUSY
indication, the write signal is gated internally to prevent the write from
proceeding.
The use of BUSY logic is not required or desirable for all applica-
tions. In some cases it may be useful to logically OR the BUSY outputs
together and use any BUSY indication as an interrupt source to flag the
event of an illegal or illogical operation.
13
6.42
相关PDF资料
PDF描述
ATF16LV8C-10XU IC PLD 10NS 20TSSOP
ATF16V8CZ-15JU IC PLD 15NS 20PLCC
ATF22V10C-7JU IC PLD 7NS 28PLCC
AMM43DRSI-S288 CONN EDGECARD 86POS .156 EXTEND
IDT71342LA25PFI8 IC SRAM 32KBIT 25NS 64TQFP
相关代理商/技术参数
参数描述
IDT71V30L25TF8 功能描述:IC SRAM 8KBIT 25NS 64TQFP RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:2,000 系列:MoBL® 格式 - 存储器:RAM 存储器类型:SRAM - 异步 存储容量:16M(2M x 8,1M x 16) 速度:45ns 接口:并联 电源电压:2.2 V ~ 3.6 V 工作温度:-40°C ~ 85°C 封装/外壳:48-VFBGA 供应商设备封装:48-VFBGA(6x8) 包装:带卷 (TR)
IDT71V30L25TFG 功能描述:IC SRAM 8KBIT 25NS 64TQFP RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:72 系列:- 格式 - 存储器:RAM 存储器类型:SRAM - 同步 存储容量:9M(256K x 36) 速度:75ns 接口:并联 电源电压:3.135 V ~ 3.465 V 工作温度:-40°C ~ 85°C 封装/外壳:100-LQFP 供应商设备封装:100-TQFP(14x14) 包装:托盘 其它名称:71V67703S75PFGI
IDT71V30L25TFG8 功能描述:IC SRAM 8KBIT 25NS 64TQFP RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:2,000 系列:MoBL® 格式 - 存储器:RAM 存储器类型:SRAM - 异步 存储容量:16M(2M x 8,1M x 16) 速度:45ns 接口:并联 电源电压:2.2 V ~ 3.6 V 工作温度:-40°C ~ 85°C 封装/外壳:48-VFBGA 供应商设备封装:48-VFBGA(6x8) 包装:带卷 (TR)
IDT71V30L35TF 功能描述:IC SRAM 8KBIT 35NS 64TQFP RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:72 系列:- 格式 - 存储器:RAM 存储器类型:SRAM - 同步 存储容量:9M(256K x 36) 速度:75ns 接口:并联 电源电压:3.135 V ~ 3.465 V 工作温度:-40°C ~ 85°C 封装/外壳:100-LQFP 供应商设备封装:100-TQFP(14x14) 包装:托盘 其它名称:71V67703S75PFGI
IDT71V30L35TF8 功能描述:IC SRAM 8KBIT 35NS 64TQFP RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:2,000 系列:MoBL® 格式 - 存储器:RAM 存储器类型:SRAM - 异步 存储容量:16M(2M x 8,1M x 16) 速度:45ns 接口:并联 电源电压:2.2 V ~ 3.6 V 工作温度:-40°C ~ 85°C 封装/外壳:48-VFBGA 供应商设备封装:48-VFBGA(6x8) 包装:带卷 (TR)